



PROGRAMME
DE RECHERCHE
ÉLECTRONIQUE

Journées scientifiques du PEPR Électronique 17-21 mars 2025

Cité des sciences et de l'industrie - Paris

SOMMAIRE

Page 3	PRÉSENTATION DU PEPR
Page 4	LES DIRECTEURS ET COPILOTES
Page 5, 6	LES PROGRAMMES DU MARDI ET DE LA SEMAINE
Page 7	LES LAURÉATS DES PRIX DES POSTERS
Page 8	LA PERCEPTION NUMÉRIQUE RESISTE COMPTERA
Page 13	L'ÉLECTRONIQUE POUR LA CONVERSION VERTIGO OFCOC FUN-TERA GOTEN FRENCHDIAM NANOFILN
Page 44	LES COMPOSANTS POUR LES TÉLÉCOMMUNICATIONS T-REX-6G OROR
Page 54	L'ÉLECTRONIQUE POUR LE CALCUL EMCOM BEP FERROFUTURES
Page 74	LES ACTIONS TRANSVERSES ADICT PAC CHOOSE

PRÉSENTATION DU PEPR

CONTEXTE

L'électronique est au cœur des fonctionnalités numériques des produits et services dans nos sociétés et devient un enjeu stratégique, faisant l'objet de forts risques de prise de contrôle que ce soit par des industriels étrangers ou d'autres états.

C'est fort de ce constat que le gouvernement a fait de l'électronique un choix prioritaire dans sa stratégie nationale de recherche et de développement technologique et industriel. Il a notamment confié au CNRS et au CEA le pilotage du PEPR (Programmes et Equipements Prioritaires de Recherche) Électronique visant à générer des innovations pour accélérer la croissance et relocaliser certaines productions en France ou en Europe grâce à des solutions technologiques nouvelles et ce, de manière durable sur le plan économique comme sur le plan écologique.

OBJECTIFS

Créer et soutenir des filières technologiques nationales, dans les laboratoires académiques à fort potentiel industriel
Stimuler le développement de technologies à un niveau de maturité convaincant (TRL 4)
Regrouper des compétences scientifiques dispersées au niveau national
Impulser une convergence matériau-composant-sous-système entre des équipes de recherche pertinentes

2 VOLETS

1 VOLET DE RENFORCEMENT et mise à niveau des équipements de micro-nanofabrication du réseau RENATECH piloté par le CNRS et de la plateforme de nano-caractérisation PFNC du CEA dans les laboratoires académiques, et **1 VOLET SCIENTIFIQUE** autour des 4 grandes thématiques. 9 projets ciblés et 3 actions transverses ont démarré en septembre 2022. 4 nouveaux projets (suite à l'appel ouvert en Juin 2023) complètent ce volet depuis avril 2024.

VUE D'ENSEMBLE

4 thématiques, 13 projets, 3 actions transverses, 2 projets d'investissement



LES DIRECTEURS DE PROGRAMME ET LES COPILOTES DU PEPR

Isabelle SAGNES
CNRS

Thomas ERNST
CEA



	CNRS/Universités	CEA
RESISTE	Nicolas TIERCELIN	Sophie GIROUD
COMPTERA	Carlo SIRTORI	Laurent DUSSOPT
VERTIGO	Cyril BUTTAY	Julien BUCKLEY
GOTEN	Ekaterine CHIKOIDZE	Éva MONROY
FRENCHDIAM	David EON Karine ISOIRD	Cédric MASANTE
OFCOC	Christian GRILLET Yoan LÉGER	Vincent REBOUD Quentin WILMART
NANOFILN	Mathieu CHAUVET Olivier GAUTHIER-LAFAYE	Soazig LEFORESTIER
FUNTERA	Guillaume DUCOURNAU	Éric MERCIER
T-REX-6G	Mohammed ZAKNOUNE	Thierry BARON Hervé BOUTRY
OROR	Mehdi ALOUINI	Leopold VIROT
EMCOM	Manuel BIBES	Kevin GARELLO Louis HUTIN
FERROFUTURES	Cristell MANEUX	Jean-Philippe NOEL
BEP	Daniel BRUNNER Damien QUERLIOZ	Élisa VIANELLO
ADICT	Philippe BOUCAUD	Matthieu JAMET
CHOOSE	Ian OCONNOR Pascal VIVET	Lorenzo CIAMPOLINI
PAC	Thomas BARON Hugues GRANIER	David HENRY

PROGRAMME DU MARDI 18 MARS

08h00 – 08h30

Accueil badges

08h30 – 09h00

Accueil café

09h00 – 09h45

Introduction de la journée :

Amandine Reix – DGE – **Hervé Martin** – MESR,
Sebastien Dauvé – CEA-Leti, **Lionel Buchailot** – CNRS Ingénierie,
Jean-Philippe Bourgoïn – Agence ASIC-CEA

09h45 – 10h15

Synthèse des activités du PEPR :

Isabelle Sagnes – CNRS, **Thomas Ernst** – CEA

10h15 – 10h45

L'électronique pour le numérique : RESISTE & COMPTERA

10h45 – 11h15

Pause

11h15 – 12h30

L'électronique pour les télécommunications : T-REX-6G, OROR
L'électronique pour la conversion : FUN-TERA
Action transverse : PAC

12h30 – 13h30

Déjeuner

13h30 – 15h15

Ouverture congrès C'Nano / Session du jeu «La fabrique du Nano»

15h15 – 15h45

Keynote speaker : **Lisa Michez** – Aix Marseille Université
"Les altermagnets, une nouvelle opportunité pour la spintronique"

15h45 – 16h00

Présentation du PEPR SPIN :

Vincent Cros – CNRS, **Lucian Prejbeanu** – CEA

16h00 – 16h30

L'électronique pour le calcul : EMCOM
Action transverse : ADICT

16h30 – 17h00

Pause

17h00 – 18h30

L'électronique pour le calcul : BEP, CHOOSE, FERROFUTURES
L'électronique pour la conversion : VERTIGO, GOTEN, FRENCHDIAM

19h30 – 21h00


Cocktail dinatoire musical

6

PEPR électronique
Réunions consortium
Réunions industriels
Nanocaractérisation
Session commune

7





LA PERCEPTION NUMÉRIQUE

Projet RESISTE

IEMN | LAAS | IMS | IES | CEA-Leti | ESYCOM | CRHEA | GREMAN

Le projet RESISTE vise à développer une filière nationale spécifique aux capteurs micro-électromécaniques MEMS destinés à fonctionner en environnement sévère où règnent par exemple de hautes températures, des atmosphères corrosives, des radiations, des forces ou des accélérations très élevées. Dans ces situations, les capteurs MEMS traditionnels à base de silicium ne sont plus adaptés, ce qui nécessite une nouvelle approche. Des matériaux, comme le diamant et le carbure de silicium en couche mince ou substrat, ont des propriétés critiques liées aux contraintes des environnements sévères qui surpassent celles du silicium. Ils sont au cœur du projet RESISTE qui relèvera les défis rencontrés dans le développement des nouvelles filières technologiques associées à trois domaines d'application : l'anémométrie d'écoulements extrêmes, la mesure d'hyper-accélérations et la détection de composés chimiques en milieu radioactif.

Projet COMPTERA

IEMN | LPENS | IMS | CEA-Leti | LC2

L'imagerie THz connaît un essor important en lien avec le développement des technologies de composants intégrés semi-conducteurs et photoniques. Les applications sont nombreuses et touchent à des domaines stratégiques pour l'industrie nationale.

COMPTERA vise le développement de composants avancés pour les futurs systèmes d'imagerie multispectrale en gamme THz (0,3-30 THz) qui feront appel à des technologies très variées à la frontière de l'électronique et de l'optoélectronique, en particulier des détecteurs à haute sensibilité adaptés à chaque gamme de longueurs d'onde (notamment micro-bolomètres, détecteurs à effet de champ, photodétecteurs unipolaires à multi-puits quantiques). Une partie de ces capteurs ultra-sensibles sera ensuite intégrée à des systèmes d'imagerie adaptés à la démonstration de leurs performances.

RESISTE

1

Quentin David^{1,2}, K. Azaiez², F. Barcella¹, S. Chenot², I. Dufour³, F. Mathieu⁴, J-F. Michaud¹, D. Alquier¹, M. Portail²

1. GREMAN UMR-CNRS7347, University of Tours, INSA Centre Val de Loire, 16 rue Pierre et Marie Curie, 37071 Tours Cedex 2, France
2. Université Côte d'Azur, CRHEA, CNRS-UPR10, rue Bernard Gregory, 06650 Valbonne, France
3. IMS UMR-CNRS 5218, University of Bordeaux, 351 cours de la libération, 33405 Talence Cedex, France
4. CNRS, LAAS, F-31077 Toulouse, France

Towards SiC-based CMUT transducers for detection in harsh environments

Capacitive Micromachined Ultrasonic Transducers (CMUTs) are Micro-Electro-Mechanical Systems (MEMS) that can be used to generate and sense acoustic signals. An elementary CMUT cell functions as a variable capacitor. It consists of a suspended membrane above a cavity maintained under vacuum, located between a top electrode and the substrate. CMUTs are used in a variety of fields, including medical applications (therapy and imaging), physical sensors and gas detectors¹. For the latter application, CMUT technology offers several advantages, including absence of sensing layer, high selectivity, sensitivity and resolution². However, CMUTs are classically elaborated using silicon (Si) or dielectric material which are not suitable for a use under harsh environment conditions (temperature, radiation...).

As silicon carbide (SiC) is a robust material, offering greater resistance under extreme conditions, the use of SiC on Si substrates can be the basis to elaborate 3C-SiC-based cMUTs that could be helpful to circumvent the issues encountered with silicon³. However, to date, no CMUT based on high quality SiC material has been presented in the literature⁴. In this context, this work aims to design and fabricate an advanced SiC-based CMUTs, by different approaches, based on epitaxy, surface micromachining and/or wafer bonding techniques⁵. We will present our approaches and the current experimental developments conducted for handling CMUTs first fabrication steps.

On one hand, growth by Chemical Vapor Deposition (CVD) of specific Si/SiC/Si heterostructures and its temperature dependence will be introduced. We will then focus on the structural and morphological evolution with growth temperature. On the other hand, the bonding approaches will be discussed and we will show preliminary steps of SiO₂ deposited by Plasma-Enhanced CVD (PECVD) on 3C-SiC/Si templates.

References:

1. J. Joseph et al., IEEE Trans. Ultrason. Ferroelectr. Freq. Control (2021) 69, 456-467
2. L. Iglesias et al., Sci. Rep. (2022), 12:744
3. G. Ferro, Crit. Rev. in Sol. State and Rel. Mat. (2015) 40, 56-76
4. J-F. Michaud et al., Mater. Sci. Semicond. Process (2024) 171, 107986
5. M. Portail et al., Mater. Sci. Forum (2022) 1062, 94-98

Acknowledgement: Thanks to the RESIST project, financially supported by the French National Research Agency (ANR), under grant agreement No. ANR-22-PEEL-0002 and Nanofutur

RESISTE

2

Emmanuel Scorsone¹, O. Zaki¹, G. Lissorgues², T. Nguyen², L. Rousseau²

1. List, CEA, Université Paris-Saclay, Palaiseau, France
2. ESYCOM, CNRS, Univ Gustave Eiffel, Marne-la-Vallée, France

Diamond membrane resonators

Diamond growth technology offer a way to produce MEMS structures. Here we present a fabrication technology and characterization of a diamond membrane-based sensor. Circular membrane with diameter of 850 μm and thickness of intrinsic diamond in the range of 3566 nm to 4964 nm were successfully fabricated with integrated piezo resistive gauges for embedded electrical measurement. Resonance frequencies both in air and liquid phases were measured with a Laser-Doppler profilometer using piezo excitation. Calculation and simulation results aligned closely with experimental results of membrane resonance frequency. Values of resonance frequency in the air and in DI were measured to be 153.5 kHz - 254.0 kHz and 34.4 kHz - 65.3 kHz, respectively. We also report our study on boron-doped diamond (BDD) mechanical transducer. An overall assessment of size and thickness versus performance is presented. The optimum BDD membranes were selected based on their minimal noise in liquid medium. These membranes are measuring 1000 μm in diameter and featuring a thickness of 2.6 to 3.2 μm . This work illustrates the promising potential of diamond-based sensors. This technology could be extended in various fields such as harsh environment, healthcare diagnosis and volatile compound detection.

References:

- Zhang, M. et al. Synchronization of Micromechanical Oscillators Using Light. Phys. Rev. Lett. 109, 233906 (2012).
- Zhang, M., Shah, S., Cardenas, J. & Lipson, M. Synchronization and Phase Noise Reduction in Micromechanical Oscillator Arrays Coupled through Light. Phys. Rev. Lett. 115, 163902 (2015)
- Colombano, M. F. et al. Synchronization of Optomechanical Nanobeams by Mechanical Interaction. Phys. Rev. Lett. 123, 017402 (2019).




Figure 1 a) Microscope image of fabricated intrinsic diamond membrane with piezo resistivity gauges integrated b) Microscope image of fabricated BDD membrane c) Simulation result of the fundamental mode of a circular membrane with fixed edge d) Correlation between thickness of intrinsic diamond membranes and resonance frequency in air and DI water e) Comparison between experiment, calculation and simulation results.

Acknowledgement: ANR-22-PEEL-0002 and Nanofutur

RESISTE

3

Valentin Toulme¹, S.Ben-Salk², M. Faucher², A. Giani¹

1. IES, 34000 Montpellier, France
2. IEMN, 59652 Villeneuve d'Asq

Impact de la dimension de la cavité et des fils sur les paramètres de l'accéléromètre thermique

Depuis de nombreuses années, de nombreux types d'accéléromètres ont été développés pour mesurer des vibrations et des chocs. Ces capteurs sont largement utilisés dans le domaine de l'aviation, ainsi que dans l'industrie automobile, comme pour la détection des collisions par les airbags ou dans des applications de défense [1].

Les accéléromètres thermiques sont composés d'un fil chaud positionné au centre d'une cavité remplie de gaz. De chaque côté du fil chaud, se trouve deux fils de détection (Figure 1a). Cette architecture permet de mesurer des grandes accélérations (jusqu'à 10 000g). Sous l'influence d'une accélération Γ , le profil de température est modifié, et le gradient thermique, initialement symétrique de part et d'autre du fil chaud, se voit déformé. Cela a pour effet de créer une différence de température entre les détecteurs δT , proportionnel à l'accélération subit (Figure 1b). La sensibilité du capteur S , est donnée par $S = \delta T / \Gamma$ (°C/g) [1].

Une étude de la sensibilité a été menée par simulation CFD (Figure 1c), d'abord sur des modèles 2D simples, puis sur des modèles réels en 3D. L'objectif a été de déterminer l'évolution de la sensibilité des capteurs en fonction de l'accélération subit, pour plusieurs dimensions de la cavité. Les résultats ont permis d'obtenir la plage de mesure des capteurs, dans la zone linéaire du graphique LogLog (Figure 2) [2].

La bande passante des capteurs a aussi été étudiée, de façon numérique et expérimental. Cela a permis de mettre en évidence l'impact de la présence des fils de détection, par rapport à une cavité seule, sur le temps de réponse des accéléromètres (Figure 3). L'étude a été réalisée pour plusieurs couples taille de détecteurs/taille de cavité. Le temps de réponse des fils seul a aussi été étudié expérimentalement.




Fig.1 : (a) Structure d'un accéléromètre thermique basé sur le transfert thermique convectif. (b) Profil de température avec et sans accélération. (c) Simulation CFD du profil de température sous l'influence d'une accélération.




Fig.3 : (a) Impacte de la présence des détecteurs en fonction de leur taille et de la taille de la cavité, sur le temps de réponse des capteurs.

References:

- [1] A. Garraud, « Amélioration des performances et nouveau concept de détecteurs de capteurs inertiels à détection thermique », Université Montpellier II - Sciences et Techniques du Languedoc, Montpellier, 2011.
- [2] A. Garraud, P. Combette, J. M. Gosalbes, B. Charlot, et A. Giani, « First high-g measurement by thermal accelerometers », in 2011 16th International Solid-State Sensors, Actuators and Microsystems Conference, Beijing, China: IEEE, juin 2011, p. 84-87. doi: 10.1109/TRANSDUCERS.2011.5969142.

Acknowledgement: ANR-22-PEEL-0002, the French RENATECH network and Nanofutur.

COMPTERA

4

Aurelie Fournier¹, N. Nilforoushan¹, I. Abdourahamane¹, J. Tignon¹, S. Dhillon¹, F. Carosella¹, R. Ferreira¹, E. Lhuillier², J. Mangeney¹

1. Laboratoire de Physique de l'Ecole Normale Supérieure, ENS, Université PSL, CNRS, Sorbonne Université, Université Paris-Diderot, Sorbonne Paris Cité, Paris, France
2. Sorbonne Université, CNRS, Institut des NanoSciences de Paris, 4 place Jussieu, 75005 Paris, France

Non-equilibrium carrier dynamics in HgTe quantum dots revealed by mid-infrared pump-THz probe spectroscopy

Colloidal semiconductor nanocrystals (NCs) exhibit unique optical and electronic properties, making them ideal candidates for many applications spanning the visible to mid-infrared spectral range. Among them, mercury telluride (HgTe) NCs are emerging as promising active quantum materials for THz applications. Notably, we have demonstrated a broad absorption resonance centered ~4.5 THz resulting from multiple intraband transitions of single carriers between quantized states [1, 2]. Also, recent studies have reported a coherent THz emission from large HgTe NCs excited by femtosecond optical pulses via second-order nonlinear effects, driven by both photogalvanic and photon drag mechanisms [3].

Here we investigate the non-equilibrium carrier dynamics at low energy in large HgTe NCs using mid-infrared pump-THz probe experiment. We report on carrier lifetime as long as >15 ps and examine the dependence of carrier recombination times on photocarrier density, revealing a square root scaling behavior. By exploring the underlying fundamental mechanisms of recombination, we evidence that Auger recombination is not relevant in this system, nor is the recombination process to direct energy transfer from the electronic transition to the ligand vibrational modes. Also, nonradiative recombination assisted by surface traps does not entail a square-root law with photocarrier densities, nor the radiative recombination process. The influence of lattice temperature on hot carrier dynamics further highlights the role of electron-phonon interactions in the recombination process. Furthermore, we observe a remarkably high photoinduced absorption of up to 30%. Our findings pave the way for the integration of large HgTe NCs in THz detectors, modulators, emitters, and quantum THz devices.

References:

- [1] N. Goubet et al. J. Am. Chem. Soc., 140, 5033 (2018).
- [2] T. Apretna et al. Nanophotonics, 10, 2753 (2021).
- [3] T. Apretna et al. Appl. Phys. Lett. 121, 251101 (2022).

Acknowledgement: ANR-22-PEEL-0003

Victor Merupo¹, D. Gacemi², P. Balla¹, J-F. Lampin¹, C. Sirtori², E. Peytavit¹, and S. Barbieri¹

1. Institute of Electronics, Microelectronics and Nanotechnology, CNRS, Univ. Lille, Univ. Polytechnique Hauts-de-France, UMR 8520, F-59000 Lille, France

2. Laboratoire de Physique de l'ENS, Département de Physique, Ecole Normale Supérieure, Université PSL, Sorbonne Université, Université Paris Cité, CNRS, 75005 Paris France

Ultra-fast quantum-well mid-infrared photodetectors: time-resolved photocurrent and optical saturation by femtosecond laser excitation

AlGaAs/GaAs multi-quantum-well mid-infrared (MIR) photodetectors based on patch-antenna resonators have recently demonstrated unprecedented response times at room temperature [1, 2]. In this work we study their photoresponse in the time domain and their saturation properties, by illuminating detectors operating at 8 μ m wavelength with $\sim$ 150fs optical pulses generated by a MIR comb oscillator. The generated photocurrent pulses are measured using a 67GHz bandwidth real-time oscilloscope. As shown in the figure, while the rise time is independent from the applied bias, the pulse decay shows significant changes. Depending on the bias conditions we observe pulse durations in the 10-25ps range, i.e. 3dB cutoffs of 15-25GHz. From impedance measurements under bias using a VNA analyzer we infer that the observed frequency response is not limited by the device parasitics but rather by the intrinsic dynamics of the photoexcited electrons. Results of optical saturation measurements in both pulsed and CW operation will also be presented and compared.




Fig.1 (a) Photocurrent pulses measured with a real time oscilloscope from two photodetectors based on 12x12=144 and 5x5=25 2D-arrays of patch-antennas. (b) Frequency response of the 12x12 device measured by heterodyning two quantum cascade lasers operated in CW (red and blue dots). Fourier transforms of the pulses in panel (a) (green dots).

References:

- [1] Q. Lin et al. Optica 10, 1700, (2023)
- [2] M. Haki et al. ACS Photon. 8,464 (2021)

Acknowledgement: ANR-22-PEEL-0003

L'ÉLECTRONIQUE POUR LA CONVERSION

Projet VERTIGO

LTM | LAAS | CRHEA | IEMN | CEA-Leti | AMPERE | G2Elab | LAPLACE

VERTIGO vise à développer des transistors de puissance en Nitrure de Gallium (GaN) à géométrie verticale. Actuellement, ces transistors ont une structure latérale, ce qui limite leur tension de fonctionnement. La géométrie verticale permet de gagner en densité de courant, et la montée en tension (le projet vise 1200 V, avec des puces d'un calibre de 50 A) est obtenue avec des couches plus épaisses. Enfin, la montée en fréquence est permise par les mobilités importantes (objectif x10 par rapport aux résultats publiés) que le projet visera en travaillant sur le canal de conduction et en exploitant toute la richesse des hétérostructures AlGaN. Le projet utilise des couches épitaxiées sur saphir et silicium. Le retrait partiel ou total du substrat et le report sur un radiateur efficace permettront de gérer les problèmes électriques et thermiques de façon indépendante et flexible, pour proposer des solutions de packaging innovantes.

Projet OFCOC

FOTON | INL | C2N | CEA-Leti | IES

Les peignes de fréquences optiques ont un potentiel applicatif considérable dans les domaines de la santé, de l'environnement, de la sécurité ou des technologies de l'information. Très récemment, les premières démonstrations de peignes de fréquences sur puce (microcombs) ont ouvert la voie à leur utilisation future dans notre vie quotidienne, au sein de détecteurs de virus portables, de capteurs autonomes scrutant la qualité de l'air... sans parler des applications industrielles, spatiales et de défense. Avec le soutien de plateformes technologiques matures de la photonique silicium (Si, SiGe et SiNOI), **l'objectif d'OFCOC est la co-intégration de deux filières d'excellence françaises : les lasers à cascade interbande à base d'antimoine et la plateforme non-linéaire GaP, afin de réaliser la première source microcomb intégrée, large bande, robuste, fiable et miniaturisée sur une plateforme entièrement semi-conductrice.**

Projet FUN-TERA

C2N | XLIM | IETR | IEMN | CEA-Leti | LERMA

Depuis quelques années, on assiste à une accélération de la montée en fréquence des systèmes électroniques. La gamme 'térahertz', qui se situe au-delà de 200 GHz offre de nouvelles opportunités applicatives (communications haut-débit, radio-astronomie,...). Par exemple, les systèmes de communication THz nécessitent des émetteurs puissants, des détecteurs sensibles et large bande. Pour ces systèmes, il n'existe pas encore de filière française structurée. Nous disposons, en France, d'un tissu d'acteurs académiques reconnus pour la fabrication de sources et détecteurs à semi-conducteurs et leur utilisation pour des démonstrateurs THz (applications sus-citées). **Le projet FUN-TERA vise à structurer la communauté autour de ces composants unitaires et leur fonctionnalisation en vue d'applications.**

Projet GOTEN

GeMAC | INL | INSP | AMPERE | CEA-Irig | LGP | IEMN

GOTEN vise à démontrer la faisabilité d'une filière technologique française de composants verticaux à base d'oxyde de gallium (Ga_2O_3), couvrant l'ensemble de la chaîne de valeur allant de la croissance par épitaxie jusqu'à la gestion thermique des composants dans leur boîtier. Le dispositif ciblé est une diode p-n verticale basée sur une hétérostructure $\text{NiO}/\text{Ga}_2\text{O}_3$ assurant une tenue en tension de 10 kV et un courant élevé (> 10 A) en mode passant associés à un packaging spécifique.

Le Ga_2O_3 , matériau à très grande bande interdite (4,8 eV) est disponible à faible coût et en grande surface (> 150 mm). Bien qu'ayant une thermique 5 à 10 fois plus faible que le SiC ou le GaN, le Ga_2O_3 présente une très faible énergie d'activation du dopant (30 meV), un champ critique (MV/cm) x4 par rapport au GaN ou SiC, et un BFOM (figure de mérite de l'électronique de puissance) un ordre de grandeur supérieur au SiC ou GaN.

Projet FRENCHDIAM

AMPERE | LAAS | GeMAC | Néel | CEA-Leti | LAPLACE | LSPM | CTRReg

FRENCHDIAM cherche à exploiter les propriétés exceptionnelles du diamant, telles que sa tenue aux champs électriques importants, sa résistance à des températures élevées et sa conductivité thermique exceptionnelle. **Le projet vise à démontrer la faisabilité de deux dispositifs avancés complémentaires en diamant : un transistor vertical haute tension et une cellule de commutation monolithique.** Diverses étapes technologiques nécessaires pour une filière de production seront développées comme la croissance des substrats de grande taille, l'épitaxie de couches dopées, la structuration en salle blanche, la protection périphérique et la conception d'une électronique de commande. FRENCHDIAM mettra aussi l'accent sur l'évaluation de l'impact sur l'environnement de la fabrication de composants en diamant.

Projet NANOFILN

FEMTO-ST | LAAS | INPHYNI | C2N | CEA-Leti

NanoFILN a pour objectif de mettre en place une filière technologique nationale amont (réseau RENATECH et CEA), pour les composants en optique intégrée de nouvelle génération basés sur l'utilisation de films minces de LiNbO_3 . Deux démonstrateurs exploitent les propriétés remarquables du LiNbO_3 . Le premier utilise l'effet électro-optique (modulateur/switch) tandis que le deuxième se base sur l'effet non-linéaire (générateur de photons jumeaux). Nous nous concentrons sur l'intégration de fonctions multiples sur puce monolithique et l'hybridation sur silicium. L'accès simultané à trois méthodes complémentaires d'élaboration des films minces (100 nm – quelques μm) de LiNbO_3 : la découpe ionique, le report, l'amincissement et l'épitaxie, est unique au niveau mondial. Les deux applications cibles concernent le domaine de l'optique quantique et des télécoms, mais il est évident que le savoir-faire développé sera aisément transposable à d'autres domaines (analyse environnementale, traitement du signal, ...)

VERTIGO

6

Assem Alkhaled¹, F. Morancho¹, K. Isoird¹, P. Austin¹

1. LAAS-CNRS, Université de Toulouse, CNRS, UPS, Toulouse, France

Design of gallium nitride (GaN) power devices and functions for high voltage applications

Efficient energy management is one of the most critical challenges of the 21st century, driving the need for advanced power switching technologies to minimize energy losses and improve performance. Wide bandgap semiconductors such as gallium nitride (GaN) have emerged as promising candidates for nextgeneration power devices due to their exceptional intrinsic properties. However, existing GaN devices, which are predominantly lateral AlGaN/GaN heterostructures, face several limitations. These include low threshold voltage, restricted breakdown voltage, high dynamic on-resistance, and trade-offs between breakdown voltage and power density, which hinder their use in high-power and high-voltage applications. To address these challenges, our research work focuses on the development of vertical GaN power devices capable of achieving high breakdown voltages with a minimal surface footprint. The first part of the work is the design of '1200 V breakdown voltage / 1 m Ω.cm² specific on-resistance' vertical GaN MOSFETs, by proposing and optimizing devices architectures (doping concentrations and dimensions of the layers — especially the epitaxial layers —, trench dimensions — width, depth —, etc.). The second part of the work is exploratory: we propose to study original vertical GaN structures (Superjunction MOSFET, FinFET and IGBT) using 2D and 3D simulations and then, as already done in the past for silicon devices, to develop a methodology for the design of GaN power functions targeting, for example, the production of fully integrated converters. This research aims to advance the state-of-the-art in vertical GaN power devices, contributing to the development of energy-efficient and reliable power systems for the future.

VERTIGO

7

Mahery Rajemisaona¹, P-O. Jeannin¹, V. Bley², M. Petit³, F. Ndagijimana¹

1. Univ. Grenoble Alpes, CNRS, Grenoble INP, G2Elab, 38000 Grenoble, France

2. LAPLACE, Université de Toulouse, CNRS, INPT, UPS, Toulouse, France

3. Laboratoire SATIE, CNAM, Paris, France

Conception d'un convertisseur de puissance utilisant des composants de puissance GaN verticaux

Dans le cadre du projet VERTIGO [1], différentes problématiques CEM, thermiques, électriques et technologiques liées à la conception d'un packaging pour une puce semi-conductrice verticale en GaN sont étudiées. En ce qui concerne la compatibilité électromagnétique, sans un packaging adapté, les forts $\frac{dv}{dt}$ et $\frac{di}{dt}$ des puces GaN engendrent des perturbations CEM conduites. Les capacités parasites de mode commun entre la phase et le dissipateur ou encore les inductances parasites dues à la longueur des pistes créées courants et surtensions perturbant le composant de puissance et son environnement. Nous travaillons sur la conception d'un packaging minimisant les perturbations CEM. Pour ce premier prototype, des transistors MOSFET Si à structure verticale sont utilisés [2]. Ces puces ont des caractéristiques différentes des puces GaN verticales de VERTIGO, mais cependant leur structure verticale et leur vitesse de commutation élevée est représentative du comportement CEM des puces GaN verticales. Ce prototype sert avant tout à mettre en place le concept de maîtrise des perturbations CEM pour un packaging de transistor à structure verticale. Le packaging conçu est constitué de deux circuits imprimés double couche entre lesquels sont brasés deux transistors Si formant la cellule de commutation. Les écrans à potentiels fixes de part et d'autre des puces permettent de minimiser les capacités parasites. La disposition des puces en flip-chip réduit la maille de commutation et permet de diminuer les inductances parasites. Le dispositif est conçu pour dissiper la chaleur de façon identique pour chaque puce. Enfin, l'adaptation de ce packaging à un transistor GaN vertical ou à une puce de caractéristiques proches [3] est un point à travailler dans la suite du projet.

References:

- [1] Cyril Buttay, Julien Buckley. L'électronique pour la conversion - Projet ciblé VERTIGO: Vertical GaN for High Voltage. Lancement et première journée scientifique annuelle du PEPR Électronique, Mar 2023, Poitiers, France.
- [2] Abed ali, Fatme. « Concept de compensation de flux : application dans les modules de puissance, étude des éléments parasites inductifs et capacitifs », 2023.
- [3] Knoll, Jack, Gibong Son, Christina DiMarino, Qiang Li, Hannes Stahr, et Mike Morianz. « Design and Analysis of a PCB-Embedded 1.2 kV SiC Half-Bridge Module ». In 2021 IEEE, ECCE, 5240-46, 2021.

Ndembi Ignoomba-Ignoomba¹, F. C. Sonnevile¹, A. Bidaud², P. Brosselard¹, E. Frayssinet³, F. Bartoli³, Y. Cordier³, F. Medjdoub², D. Planson¹, C. Buttay¹

1. INSA Lyon, Université Claude Bernard Lyon 1, Ecole Centrale de Lyon, CNRS, Ampère, 69621, France
 2. I.E.M.N – CNRS, 59652 Villeneuve d'Ascq, France
 3. Université Côte d'Azur, CNRS, CRHEA, F-06560 Valbonne, France

Growth and characterization of thick epitaxial GaN layers for power electronics applications

The PEPR VERTIGO project aims at elaborating thick epitaxial GaN layers ($> 5 \mu\text{m}$) for vertical transistors exhibiting breakdown voltages $\geq 1,2 \text{ kV}$ and direct currents $\geq 50 \text{ A}$. In order to achieve these goals, the epitaxial layers must display a uniformly low biaxial stress, a low dislocation density and a uniformly low n-carrier density [1], [2]. Due to the difficulties in growing thick GaN layers on silicon wafers [2], with a low dislocations density, we report in this work the synthesis and the physical and electrical characterizations of thick n-GaN layers grown by MOCVD on sapphire substrates. These layers will be eventually transferred onto silicon substrates. Physical characterizations show that these layers display similar crystalline structure, regardless of the doping concentration ($1.4 - 5.5 \cdot 10^{15} \text{ cm}^{-3}$), as expressed by the XRD, AFM, SEM, Raman spectroscopy and C-V measurements results. Schottky barrier diodes (SBDs) fabricated on the n-GaN layers are then electrically characterized through forward and reverse current measurements. Most SBDs have similar ideality factors, Schottky barrier height values and reverse current densities. Surface defects negatively impact diodes turn-on voltages and specific on-resistances ($9 - 20 \text{ m}\Omega \cdot \text{cm}^2$), while some peculiar defects are found to be highly detrimental to reverse current characteristics. Most diodes display specific on-resistances and reverse current densities comparable to some of the best vertical GaN-based SBDs [3], [4], which may be due to the uniformity of the n-doping concentration and the low density of screw-type dislocations. Breakdown voltage measurements are in progress.

References:

- [1] P. V. Raja et al., Microelectronics Journal, vol. 128, p. 105575, Oct. 2022, doi: 10.1016/j.mejo.2022.105575.
- [2] H. P. D. Schenk, E. Frayssinet, A. Bavard, D. Rondi, Y. Cordier, and M. Kennard, Journal of Crystal Growth, vol. 314, no. 1, pp. 85–91, Jan. 2011, doi: 10.1016/j.jcrysgro.2010.10.170.
- [3] S. Han, S. Yang, and K. Sheng, IEEE Electron Device Letters, vol. 39, no. 4, pp. 572–575, Apr. 2018, doi: 10.1109/LED.2018.2808684.
- [4] X. Liu et al., Jpn. J. Appl. Phys., vol. 56, no. 2, p. 026501, Feb. 2017, doi: 10.7567/JJAP.56.026501.

Valentin Ackermann^{1,2}, R. Ben Abbes¹, B. Mohamad², M. Charles², S. Cavalaglio¹, H. Achahbar¹, J. Buckley², B. Salem¹

1. Univ. Grenoble-Alpes, CNRS, CEA/LETI Minatec, Grenoble INP, LTM, F-38054 Grenoble, France
 2. Univ. Grenoble-Alpes, CEA, LETI, F-38000 Grenoble, France

Pseudo-vertical GaN-on-Si trench-MOSFETs for power applications

Over recent years, vertical GaN-based transistors have demonstrated increasing potential for efficient power switching applications due to their high voltage and high current handling capability. Different vertical GaN technologies demonstrating high-performances have been successfully fabricated on GaN substrates primarily, with among them, the conventional GaN trench-MOSFETs. However, the high cost and limited size of low-defect-density GaN substrates have limited the scaling of volume production. As a more cost-effective platform, GaN-on-Si has been explored for GaN vertical devices [1-3], paving the way for the development of more cost effective high-performances GaN-on-Si trench-MOSFETs. Consequently, we present the process development of pseudo-vertical GaN-on-Si trench-MOSFET test structures. Overall, transistors show promising ON-state performances : 1) a normally-OFF ($V_{th} \sim 4 \text{ V}$) behaviour, 2) adequate switching capabilities (high I_{ON}/I_{OFF} of $\sim 10^8$, subthreshold slope of $\sim 240 \text{ mV/dec}$), 3) significantly small gate leakage current (10^{-11} A). These promising preliminary test structures act as a milestone for future gate module optimization on GaN-on-Si vertical trench-MOSFETs.

References:

- [1] Khadar, R.A.; Liu, C.; Soleimanzadeh, R.; Matioli, E. Fully Vertical GaN-on-Si Power MOSFETs. IEEE Electron Device Lett. 2019, 40, 443–446.
- [2] Liu, C.; Khadar, R. A; Matioli, E., «645 V quasi-vertical GaN power transistors on silicon substrates,» 2018 IEEE 30th ISPSD, Chicago, IL, USA, 2018, pp. 240-243.
- [3] Zhu, R.; Jiang, H.; Tang, C.W.; Lau, K.M. GaN quasi-vertical trench MOSFETs grown on Si substrate with ON-current exceeding 1A. Appl. Phys. Express 2022, 15, 121004.

Valentin Ackermann^{1,2}, B. Mohamad¹, H. El Rammouz¹, V. Maurya¹, E. Frayssinet³, Y. Cordier³, M. Charles¹, G. Lefevre^{2,4}, J. Buckley¹, B. Salem²

1. Univ. Grenoble-Alpes, CEA, LETI, F-38000 Grenoble, France
2. Univ. Grenoble-Alpes, CNRS, CEA/LETI Minatec, Grenoble INP, LTM, F-38054 Grenoble, France
3. Univ. Côte d'Azur, CNRS, CRHEA, rue Bernard Grégory, 06560 Valbonne, France
4. Univ. Grenoble-Alpes, CEA, LITEN, F-38000 Grenoble, France

Fully-vertical GaN-on-GaN trench-MOSFETs for power applications

Over recent years, vertical GaN-based transistors have demonstrated increasing potential for efficient power switching applications due to their high voltage and high current handling capability. Among the technologies that are still under development, the well-known vertical power trench-MOSFET shows much potential regarding the benefits of the MOS gate technology. Nowadays, high-performance GaN trench-MOSFETs have been successfully demonstrated based on bulk GaN substrates [1-3]. These vertical devices act as reference test structures to pursue the optimization of the device process fabrication.

Thus, in this work, fully-vertical GaN trench-MOSFETs were fabricated and electrically characterized to evaluate their ON-state performances. Transistors show a normally-OFF behaviour ($V_{th} \sim 1$ V) with adequate switch capabilities (high I_{ON}/I_{OFF} ratio of $\sim 10^9$, adequate subthreshold slope of ~ 139 mV/dec) and significantly small gate leakage current (10^{-11} A/mm). An improved resistance partitioning method is also introduced [4], which enable an accurate extraction of the resistances of the trench bottom and trench sidewalls by taking into account different charging conditions. This methodology enabled an estimation of the effective sidewall and bottom mobilities of 11.1 cm²/V.s and 15.6 cm²/V.s, respectively. These ON-state performances are promising, and act as starting point to be improved upon thanks to the optimization of the gate module of our fully-vertical MOSFETs;

References:

1. Otake, H.; Chikamatsu, K.; Yamaguchi, A.; Fujishima, T.; Ohta, H., Vertical GaN-Based Trench Gate Metal Oxide Semiconductor Field-Effect Transistors on GaN Bulk Substrates. Appl. Phys. Express 2018, 1, 011105.
2. Oka, T.; Ina, T.; Ueno, Y.; Nishii, J., 1.8 MΩ·cm 2 Vertical GaN-Based Trench Metal-Oxide-Semiconductor Field-Effect Transistors on a Free-Standing GaN Substrate for 1.2-KV-Class Operation. Appl. Phys. Express 2015, 8, 054101.
3. Kanechika, M.; Ito, K.; Narita, T.; Tomita, K.; Iwasaki, S.; Kikuta, D. and Kachi, T., (2024), A High Channel Mobility and a Normally-off Operation of a Vertical GaN Metal-Oxide-Semiconductor Field-Effect Transistors using an AlSiO/AlN Gate Stack Structure on m-plane Trench Sidewall. Phys. Status Solidi RRL, 18: 2400010.
4. Ackermann, V.; Mohamad, B.; El Rammouz, H.; Maurya, V.; Frayssinet, E.; Cordier, Y.; Charles, M.; Lefevre, G.; Buckley, J.; Salem, B., Mobility Extraction Using Improved Resistance Partitioning Methodology for Normally-OFF Fully Vertical GaN Trench MOSFETs. Electronics 2024, 13, 2350.

Acknowledgement: This study was partially supported by the VERTIGO project supported by the French Agence Nationale de la Recherche as part of France 2030 with reference ANR-22-PEEL-0004, and the French RENATECH network through the PTA technological platforms.

Adrien Bidaud¹, Y. Hamdaoui¹, A. Sefssafi¹, K. Ziouche¹ and F. Medjoub¹

1. IEMN, WIND Group, CNRS, Lille, France

Towards novel GaN on silicon fully vertical MOSFET for high power energy conversion

Lateral GaN devices face significant limitations for high voltage (>650V) power applications, including excessive device footprint, reliability concerns related to surface and bulk traps, and the absence of avalanche breakdown. To overcome these challenges, the development of vertical GaN devices has gained momentum and is being extensively studied globally. State-of-the-art vertical GaN devices are typically fabricated on bulk GaN substrates, which provide superior quality due to low dislocation density and low impurity levels. However, these substrates are prohibitively expensive and available only in small areas, hindering broader adoption. By employing heteroepitaxial growth of GaN on substrates such as silicon or sapphire, manufacturers can significantly reduce production costs and limited availability of native GaN wafers. The fabrication of vertical GaN power transistors on alternative substrates has emerged as a cost-effective and efficient solution to high-efficient components.

Recent advancements include achieving a 1200 V breakdown voltage in quasi-vertical diodes on both silicon and sapphire substrates. Additionally, the successful development of a fully vertical transistor [1] marks a significant milestone. This demonstrator features application-relevant transistor areas and full 150 mm wafer processing within a manufacturing-compatible flow. Despite these breakthroughs, key challenges remain such as achieving area-selective p-type doping via implantation, which is crucial for ensuring adequate shielding in power transistors.

This presentation will provide a comprehensive overview of the current landscape of vertical GaN power transistors, highlighting major achievements and discussing the key issues that must be resolved to enable further technological advancement.

References:

- [1] Y. Hamdaoui, S. Michler, A. Bidaud, K. Ziouche, et F. Medjdoub, « 1200-V Fully Vertical GaN-on-Silicon p-i-n Diodes With Avalanche Capability and High On-State Current Above 10 A », IEEE Trans. Electron Devices, vol. 72, no 1, p. 338-343, janv. 2025, doi: 10.1109/TED.2024.3496440.


Acknowledgement: ANR-22-PEEL-0004

Lamine Ferhat¹, M. Perestjuk^{1,2}, R. Armand³, A. Bieganski^{1,2}, V. Reboud³, N. Bresson³, C. Monat¹, C. Grillet¹

1. Institut des Nanotechnologies de Lyon, CNRS-UMR-5270, Ecole Centrale de Lyon, Ecully, France
2. School of Engineering, RMIT University, Melbourne, VIC 3001, Australia
3. Univ. Grenoble Alpes, CEA, LETI, 38054 Grenoble, France

Des efforts considérables ont été déployés récemment pour intégrer complètement les fonctions moyen infrarouge (MIR) sur puces à base de germanium Ge, et ceci dans le but d'accroître la fiabilité, d'améliorer les performances et de réduire les coûts pour une large gamme d'applications [1]. La source lumineuse est un composant essentiel des systèmes intégrés de spectroscopie MIR. Nous examinons ici les avancées récentes dans la génération de sources de lumière supercontinuum avec des plateformes photoniques MIR basées sur des couches épaisses de Ge [2] (figure 1a) et de silicium germanium SiGe sur du silicium Si [3] (figure 1b), incorporant éventuellement du silicium nitrure SiN entre les couches (figure 1c). Un supercontinuum brillant et large couvrant 1,4 octave entre 3.5 μm et 8 μm avec une puissance moyennée de 20 mW a été généré sur la plateforme $\text{Si}_{0.6}\text{Ge}_{0.4}/\text{Si}$ [3], tandis qu'un supercontinuum d'une octave entre 3.39 to 6 μm a été obtenu sur les plateformes Ge/Si [2]. Pour des applications nécessitant une cohérence élevée, il est possible de générer des supercontinums cohérents, un supercontinuum d'une octave entre 2.8 μm et 5.7 μm est généré en régime de dispersion normale dans des guides d'ondes à base de silicium germanium [4]. Les guides d'ondes à base de Ge offrent donc un niveau de flexibilité important pour gérer la dispersion, exacerber les effets non linéaires de la lumière dans les guides d'ondes (figure 1d/e) et minimiser les puissances maximums des pompes.

Figure 1: Image de microscopie électronique (a) d'un guide d'ondes $\text{Si}_{0.6}\text{Ge}_{0.4}/\text{Si}$ clivé, (b) d'un guide d'ondes Ge/Si et (c) d'un guide d'ondes Ge/SiN. Profil du champ électrique (d) d'un guide d'ondes Ge/Si et (e) d'un guide d'ondes Ge/SiN.



References:

- [1] V. Reboud, J. M. Hartmann, S. Serna, K. Stoll, C. Monat and C. Grillet, Photonic Ge-based platforms for mid-infrared applications, Photonics, 125, 50 – 57 (2024).
- [2] A. Della Torre, M. Sinobad¹, R. Armand, B. Luther-Davies, P. Ma, S. Madden, A. Mitchell, D. J. Moss, J.-M. Hartmann, V. Reboud, J.-M. Fedeli, C. Monat, C. Grillet, Mid-infrared supercontinuum generation in a low-loss germanium-on-silicon waveguide, APL Photonics 6, 016102 (2021).
- [3] M. Sinobad, C. Monat, B. Luther-Davies, P. Ma, S. Madden, D. J. Moss, A. Mitchell, D. Allieux, R. Orobitchouk, S. Boutami, J.-M. Hartmann, J.-M. Fedeli, C. Grillet, Mid-infrared octave spanning supercontinuum generation to 8.5 μm in silicon-germanium waveguides, Optica 5, 4, 360-366 (2018).
- [4] Milan Sinobad, Alberto Della Torre, Remi Armand, Barry Luther-Davies, Pan Ma, Stephen Madden, Arnan Mitchell, David J. Moss, Jean-Michel Hartmann, Jean-Marc Fedeli, Christelle Monat, and Christian Grillet, «Mid-infrared supercontinuum generation in silicon-germanium all-normal dispersion waveguides», Opt. Lett. 45, 5008-5011 (2020).


Acknowledgement: H2020 Marie Skłodowska-Curie Actions (ECLAUSion, 269 801512 and REDI 101034328); MIRthFUL, ANR-21-CE24-0005, OFCOC, ANR-22-PEEL-0005; International Associated Laboratory in Photonics between France and Australia (LIA ALPhFA).

Rémi Armand^{1,2}, M. Perestjuk^{1,3}, L. Ferhat¹, C. Monat¹, C. Grillet¹, V. Mathieu², R. Crochmore², V. Larrey², O. Lartigue², J. M. Hartmann², N. Bresson², V. Reboud²

1. Institut des Nanotechnologies de Lyon, CNRS-UMR-5270, Ecole Centrale de Lyon, 69130 Ecully, France
2. Univ. Grenoble Alpes, CEA, LETI, 38054 Grenoble, France

La photonique dans l'infrarouge moyen (MIR), qui englobe la gamme de longueurs d'onde d'environ 3 à 15 μm , a suscité une grande attention en raison de son importance dans de nombreux domaines [1]. Une multitude de plateformes différentes ont été proposées et étudiées pour le MIR. Les matériaux photoniques du groupe IV, tels que les alliages de silicium et de germanium (SiGe), constituent une classe très prometteuse [2]. Un élément fondamental et important des circuits intégrés photoniques (PIC) est un résonateur compact capable de confiner efficacement la lumière, c'est-à-dire avec un facteur Q de haute qualité [3]. Les micro-anneaux sont essentiels dans les PIC pour la conception de filtres optiques, de modulateurs et de traitement des signaux optiques [4]. Dans ce travail, nous démontrons une amélioration significative du facteur Q des résonateurs annulaires $\text{Si}_{0.6}\text{Ge}_{0.4}/\text{Si}$ vers un million autour de 4 μm de longueur d'onde, ce qui constitue un record pour la photonique du groupe IV. Ce résultat a été obtenu grâce à un processus de fabrication optimisé. Nous effectuons une analyse de la distribution statistique des facteurs Q entre une partie relativement large (3.5-4.6 μm) de la bande MIR. Avec un facteur Q d'un million, SiGe/Si devance les autres plateformes photoniques MIR intégrées dans la quête d'un Q élevé.

Figure 1: (a) Image de microscopie électronique à balayage montrant le gap de 250 nm entre un résonateur en SiGe/Si et son guide d'accès, aux dimensions de 3.5 x 3.5 μm . (b) Mesures du facteur de qualité Q pour un résonateur en $\text{Si}_{0.6}\text{Ge}_{0.4}/\text{Si}$ avec un gap de 500 nm et pour dimension 3.5 x 5 μm .



References:

- [1] R. Soref, Nat. Photonics 4, 495 (2010).
- [2] V. Reboud, J. M. Hartmann, et al., Photonics, 125, 50 – 57 (2024).
- [3] R. Armand, M. Perestjuk, A. Della Torre, et al., APL Photonics 8 (2023).
- [4] L. Chang, S. Liu, and J. E. Bowers, Nat. Photonics 16, 95 (2022).

Acknowledgement: H2020 Marie Skłodowska-Curie Actions (ECLAUSion, 269 801512); ANR MIRthFUL, ANR-21-CE24-0005, OFCOC, ANR-22-PEEL-0005; International Associated Laboratory in Photonics between France and Australia (LIA ALPhFA).

Lise Morice¹, B. Le Corre^{1,3}, A. Lemoine¹, A. Harouri³, G. Beaudoin³, L. Le Gratiot³, T. Rohel¹, J. Le Pouliquen¹, R. Bernard¹, C. Cornet¹, C. Grillet², I. Sagnes³, K. Pantkas³, C. Monat², Y. Leger¹

1. Univ. Rennes, INSA de Rennes, CNRS, Institut FOTON, UMR 6082, F-35000 Rennes, France
2. Institut des Nanotechnologies de Lyon, UMR CNRS 5270, Ecole Centrale de Lyon, Ecully, France
3. Centre de Nanosciences et de Nanotechnologies, CNRS, Univ. Paris-Saclay, Palaiseau, France

Gallium Phosphide platforms for integrated photonics

Gallium Phosphide (GaP) is a III-V semiconductor with many advantages for integrated non-linear photonics such as a wide transparency band (visible, NIR, MIR) pushing the absorption threshold to two photons below 1100 nm, a high refractive index ($n_0 > 3$), an indirect gap, and large nonlinearities at the second and third-order ($n_2 = 1.2 \times 10^{-17} \text{ m}^2/\text{W}$ [1]). GaP photonic devices can be produced from the growth of GaP on different substrates like Gallium Arsenide (GaAs) [2], Silicon (Si) [3] or on native substrates [4]. In this work, we investigate the impact of the photonic platform used on the propagation losses of GaP nano-waveguides and evaluate their relevance in the development of advanced GaP photonic circuits. Propagation loss measurements using the Fabry-Perot contrast method [5] are presented and we demonstrate state state-of-the art performances for GaP photonics based on GaAs substrates. We also discuss the properties of microring resonators and first nonlinear characterizations in the context of frequency comb generation.

References:

- [1] D. J. Wilson & al., Nat. Photonics, vol. 14, n°1, p. 57-62 (2020).
- [2] K. Pantzas & al., ACS Photonics, vol. 9, n°6, p. 2032-2039 (2022).
- [3] R. Saleem-Urothodi & al., Opt. Lett., vol. 45, n°16, p. 4646 (2020).
- [4] M. Mitchell & al., Appl. Phys. Lett., vol. 104, n°14, p. 141104 (2014).
- [5] A. De Rossi & al., J. Appl. Phys., vol. 97, n°7, p. 073105 (2005).

Acknowledgement: The authors acknowledge RENATECH with nanoRennes for technological support. This research was supported by "France 2030" with the French National Research Agency OFCOC Project (ANR-22-PEEL-005).


Yannis Billiet^{1,2}, H. Ren¹, C. Chevalier¹, X. Letartre¹, J-L. Leclercq¹, P. Cremillieu¹, R. Mazurczyk¹, M. Perestjuk¹, L. Ferhat¹, C. Grillet¹, M. Fagot², E. Tournié², M. Lepage³, B. Ben Bakir³, R. Armand³, V. Reboud³, L. Cerutti², C. Seassal¹

1. INL, Ecole Centrale de Lyon, INSA Lyon, CNRS, 69130 Ecully, France
2. IES, Université de Montpellier, CNRS, 34000 Montpellier, France
3. CEA-LETI, Minatec, 38054 Grenoble, France

Intégration par Micro-Transfer-Printing de lasers à cascade interbande sur Si

La génération de peignes de fréquences optiques dans la gamme de l'infrarouge moyen (MIR), couvrant des longueurs d'onde de 3 à 15 μm , offre des perspectives intéressantes pour le développement de diverses applications telles que la spectroscopie, la surveillance environnementale, la médecine et la défense [1]. Cependant, le coût élevé et la complexité des équipements nécessaires à la mise en oeuvre de ces peignes limitent actuellement leur utilisation aux laboratoires. Intégrer un laser à cascade interbande (ICL) [2] de pompe sur une plateforme où l'effet Kerr génère de nouvelles fréquences optiques [3], permettrait de réduire considérablement la taille et la consommation d'énergie de la génération de peignes de fréquences.

Parmi les différentes approches d'intégration de sources laser à semi-conducteurs sur une plateforme photonique en silicium, le transfert de coupons laser par micro-transfer printing (μTP) représente une alternative avec des avantages uniques, notamment la possibilité d'effectuer les premières étapes de fabrication des lasers sur leur substrat d'origine [4]. Le procédé technologique développé pour la réalisation des ICLs sur silicium via μTP est présenté sur la Fig. 1a.



Les premiers transferts d'ICL ont été démontrés avec succès sur une cible en silicium. Un dispositif typique est présenté sur la Fig. 1b. Les courbes PIV (Fig. 1c) montrent une injection de porteurs réussie dans le dispositif μTP ainsi qu'une émission lumineuse. Cependant, la tension de seuil et la résistance série sont élevées, ce qui empêche l'action laser avec ces dispositifs préliminaires. Des travaux sont en cours pour résoudre ces problèmes. La formation d'une cavité hybride avec une plateforme photonique en Si ou SiGe est également prévue.

References:

- [1] Griffith et al. "Silicon-chip mid-infrared frequency comb generation". Nat. Commun (2015). doi: 10.1038/ncomms7299
- [2] Tournié, Cerutti. "Mid-Infrared Optoelectronics: Materials, Devices, and Applications". Duxford Cambridge (2020). ISBN: 0081027095.
- [3] Armand, Perestjuk et al. "Mid-infrared integrated silicon-germanium ring resonator with high Q-factor". APL Photonics (2023). doi: 10.1063/5.0149324.
- [4] G. Roelkens et al., «Micro-Transfer Printing for Heterogeneous Si Photonic Integrated Circuits,» IEEE Journal in Quantum Electronics (2023). doi: 10.1109/JSTQE.2022.3222686.

Acknowledgement: Ce travail a été soutenu par le programme France 2030, géré par l'Agence Nationale de la Recherche sous la référence ANR-22-PEEL-0005, dans le cadre du projet ciblé OFCOC. Il a également bénéficié du réseau national de microfabrication Renatech et RENATECH(+).

Antoine Lemoine¹, L. Morice¹, B. Le Corre^{1,2}, A. Létoublon¹, A. Naïm¹, T. Batte¹, M. Perrin¹, C. Cornet¹, Y. Dumeige¹, C. Levallois¹, Y. Léger¹

1. UMR FOTON, CNRS, INSA Rennes, Université de Rennes, F35708, Rennes, France
2. Centre de Nanosciences et de Nanotechnologie, CNRS, 91120 Palaiseau, France

Polycrystalline zinc sulfide waveguides for second order nonlinear integrated photonics

Zinc Sulfide (ZnS) holds significant promise for integrated second-order nonlinear optics, particularly due to its high bandgap energy. Although ZnS offers a high refractive index [1], broad transparency, and substantial nonlinear coefficients [2], [3], its potential in integrated nonlinear photonics remains underexplored. Here, we investigate the structural and optical properties of ZnS thin films deposited via magnetron sputtering, demonstrating their suitability for advanced photonic applications. The fabrication and characterization of waveguides based on ZnS are presented, along with theoretical analyses of possible nonlinear processes in such polycrystalline material. These findings are supported by second harmonic generation experiments, highlighting ZnS's potential as a key material for next-generation photonic technologies.

References:

- [1] M. Debenham, « Refractive indices of zinc sulfide in the 0405–13-μm wavelength range », *Appl. Opt.*, vol. 23, no 14, p. 2238, juill. 1984, doi: 10.1364/AO.23.002238.
- [2] H. P. Wagner, M. Kühnelt, W. Langbein, et J. M. Hvam, « Dispersion of the second-order nonlinear susceptibility in ZnTe, ZnSe, and ZnS », *Phys. Rev. B*, vol. 58, no 16, p. 10494-10501, oct. 1998, doi: 10.1103/PhysRevB.58.10494.
- [3] T.-Y. Zhou, Y.-L. Song, J.-M. Hong, et X.-Q. Xin, « Investigation of the room-temperature solid-state reactions leading to ZnS nanotubes and the third-order nonlinear optical properties of the nanotubes obtained », *Nanotechnology*, vol. 16, no 4, p. 536-541, avr. 2005, doi: 10.1088/0957-4484/16/4/034.

Acknowledgement: The authors acknowledge RENATECH with nanoRennes for technological support. This research was supported by «France 2030» with the French National Research agency OFCOC project (ANR-22-PEEL-0005)

Brieg Le Corre^{1,2}, A. Lemoine¹, L. Morice¹, A. Harouri², L. Le Gratiet², G. Beaudoin², J. Le Pouliquen¹, K. Tavernier¹, A. Grisard³, S. Combrié³, B. Gérard⁴, C. Cornet¹, C. Levallois¹, Y. Dumeige¹, K. Pantzas², I. Sagnes², Y. Léger¹

1. UMR FOTON, CNRS, INSA Rennes, Université de Rennes, F35708, Rennes, France
2. Centre de Nanosciences et de Nanotechnologie, CNRS, 91120 Palaiseau, France
3. Thales Research and Technology, 91767 Palaiseau, France
4. III-V Lab, 91767 Palaiseau, France

Fabrication and Characterization of Transverse Orientation-Patterned Gallium Phosphide Nanowaveguides for Second Harmonic Generation

Thanks to its intrinsic properties, such as its high non-linear coefficients of order 2 and 3 and its wide transparency range (0.5 - 12 μm), gallium phosphide (GaP) is of particular interest in integrated photonics. To use this material in the context of spectral conversion driven by second order processes, achieving a phase-matching condition between interacting waves within it is key. One way of achieving that condition can be obtained through a periodic modulation of the material nonlinear response along the propagation direction. This technique, known as quasi-phase-matching (QPM), has enabled high efficiencies second harmonic generation (SHG) in orientation-patterned gallium phosphide (OP-GaP) integrated guided structures, at the cost of more complex fabrication process [1]. An alternative approach consists of modal phase matching (MPM) [2], which generally present low mode overlap that negatively impacts the SHG efficiency. In the last decade, some works proposed innovative nonlinear waveguide designs that involves the vertical control of the material susceptibility, enabling MPM configurations previously constrained by selection rules, resulting in improved mode overlaps [3-4].

In this work, we present the first demonstration of high-efficiency SHG in transverse orientation-patterned gallium phosphide (TOP-GaP) nanowaveguides, using modal phase-matched TE₀₀ pump mode and TM₁₀ second harmonic mode. The underlying principle of TOP-GaP waveguides, along with their fabrication and characterizations, will be discussed in detail.

References:

- [1] K. Pantzas & al., *ACS Photonics*, vol. 9, no 6, p. 2032-2039 (2022)
- [2] A. P. Anthur & al., *Opt. Express*, OE, vol. 29, no. 7, pp. 10307–10320 (2021)
- [3] M. Gromovyi & al., *Opt. Express* 25, 23035-23044 (2017)
- [4] P. Guillemé & al., *Semicond. Sci. Technol.* 32 065004 (2017)

Acknowledgement: The authors acknowledge RENATECH with nanoRennes for technological support. This research was supported by «France 2030» with the French National Research agency OFCOC project (ANR-22-PEEL-0005) and the European Union (ERC-COG-2022, PANDORA, 101088331).

FUN-TERA

18


Embedded optimization of 90° Hybrid couplers in power combined frequency doublers

Maxime Missoum¹, J. Treuttel¹, L. Gatilova^{1,2}, M. Wiedner¹

1. Observatoire de Paris – PSL Research University, LIRA, CNRS, Paris, France
2. Centre de Nanosciences et de Nanotechnologies (C2N), CNRS, Univ. Paris-Saclay

At the Observatoire de Paris we develop Schottky multipliers mostly for local oscillator chains, that are essential for heterodyne receivers, which are widely used in far infra-red radio-astronomy, where a spectral resolution of 10^6 or better is required. The goal frequency of 1.9 THz (task 3.3 of the project FUNTERA) corresponds to the very important line of [CII] opening a window for studies of star formation, black hole feeding, and other phenomena. Intermediate frequency Local Oscillators (LO) at 345 GHz are also necessary for observations of the CO J=3-2 transition, which allow astronomers to understand how stars and planets form. Powerful LOs (1 mW at 1.9 THz) can be used to pump large heterodyne arrays to efficiently map large areas of molecular gas. These sources are based on power combined multiplication elements driven by high power amplifiers at W-band or above [1, 2]. To fulfill our output power goal, we need to extend power combining structures. The number of elements is usually limited to 2 or 4, often optimized separately. In order to increase this number significantly, we need to keep the phase and amplitude imbalance between each branch at minimum while matching the impedance across the frequency range. In this study, we investigate on the optimization of a 90° hybrid coupler when it is embedded at the input of the frequency multiplier elements. We realize a lumped-model version of a 90° hybrid [3] that is embedded in a 2-way power combining doubler at 345 GHz, adapted from [4].

Fig. 2 (a) Electrical model of 90° hybrid coupler implemented in Keysight ADS using RWG electrical model transitions. In this illustration, the Hybrid model has a symmetry along zy plane. b' and L are the dimension variables and are fed in the impedance/admittance lumped model through equations 2,3,4, 5. The hybrid model is optimized in a conjoint simulation with a 2-way frequency multiplication scheme at 345 GHz. (b) Example of phase imbalance improvement and full architecture efficiency for Non embedded optimized hybrid case - in blue - and Embedded optimized hybrid case - in red-.



References:

- [1] A. Maestrini, J. Siles, C. Lee, R. Lin, et I. Mehdi, « A 2 THz Room Temperature Bias-able Schottky Mixer », IEEE Trans. THz Sci. Technol., p. 1-13, 2024, doi: 10.1109/THZ.2024.3472294.
- [2] J. V. Siles, K. B. Cooper, C. Lee, R. H. Lin, G. Chattopadhyay, et I. Mehdi, « A New Generation of Room-Temperature Frequency-Multiplied Sources With up to $10\times$ Higher Output Power in the 160- GHz–1.6-THz Range », IEEE Trans. THz Sci. Technol., vol. 8, no 6, p. 596-604, nov. 2018, doi: 10.1109/THZ.2018.2876620.
- [3] S. Srikanth et A. R. Kerr, « Waveguide Quadrature Hybrids for ALMA Receivers ». ALMA Memo 343.
- [4] J. Treuttel et al., « 1200 GHz High Spectral Resolution Receiver Front-End of Submillimeter Wave Instrument for JUpiter ICy Moon Explorer: Part I - RF Performance Optimization for Cryogenic Operation », IEEE Trans. THz Sci. Technol., vol. 13, no 4, p. 324-336, juill. 2023, doi: 10.1109/THZ.2023.3263623.

Acknowledgement: The work received support from France 2030 in the PEPR program «Electronics», and the FUNTERA project funded by the french ANR (Agence Nationale de la Recherche) under Grant ANR-22-PEEL-0006, as well as the French RENATECH network.

FUN-TERA

19

Micro fabrication techniques for sub-THz antennas

Malo Robin¹, O. De Sagazan¹, D. Gonzales Ovejero¹

1. Univ Rennes, CNRS, Institut d'Électronique et des Technologies du numÉrique (IETR), UMR 6164, 35000 Rennes

Terahertz (THz) and sub-THz communications are extensively studied for their large available bandwidth, enabling high data rates (over 100 Gbps) with low latency. To make the most of such large bandwidths, one has to compensate the free space path loss (FSPL), which is proportional to the square of the carrier frequency and typically burdens the link budget as one approaches sub-THz bands. Sub-terahertz antennas must therefore feature large collecting areas to counteract the high propagation losses. The short wavelength also demands high accuracy and tight tolerances on electrically large surfaces.

To address these challenges, we have explored different patterning and etching techniques (e.g., photo/maskless lithography, chemical and Bosch etching processes) as well as different substrates (e.g. quartz, silicon, cyclic Olefin copolymer (COC)). Applications include multi-layer frequency selective surfaces (FSSs) [1], Luneburg Lens Beamformers (LLBs) [2] and modulated metasurface (MTS) antennas [3].

FSS devices were fabricated on 200 μm thick quartz substrates by Al lift off process (x3). Processing such thin substrates can be challenging, as is front/back side photoalignment with 2 fused quartz substrates. For the LLB device, it was made on a COC substrate using a photolithography-chemical etching process. Substrate-related constraints, such as process temperatures and layer deposition parameters, must be carefully considered to avoid its deformation. Finally, modulated MTS antennas are fabricated on Si wafers using deep plasma etching (Bosch process) to pattern both the front and back sides. Extensive optimization is needed to achieve straight features over large depths (200 μm), ensuring good match between the designed and fabricated patterns.

References:

- [1] V. Kienle, M. Ettorre, O. de Sagazan, R. Sauleau, C. Waldschmidt and T. Chaloun, "Low-Loss Frequency Selective Surface for Sub-Millimeter Wave Radiometer Applications," 54th Eur. Microw. Conf. (EuMC), Paris, France, 2024, pp. 984-987.
- [2] Mahmoud, J. Ruiz-Garcia, O. de Sagazan, M. Ettorre, R. Sauleau and D. González-Ovejero, "Low-Cost and Low-Profile Sub-Terahertz Luneburg Lens Beamformer on Polymer," IEEE Antennas Wireless Propag. Lett., vol. 22, no. 6, pp. 1411-1415, Jun. 2023.
- [3] D. González-Ovejero, N. Chahat, R. Sauleau, G. Chattopadhyay, S. Maci and M. Ettorre, "Additive Manufactured Metal-Only Modulated Metasurface Antennas," IEEE Trans. Antennas Propag., vol. 66, no. 11, pp. 6106-6114, Nov. 2018.
- [4] D. González-Ovejero, O. Yurduseven, G. Chattopadhyay and N. Chahat, "Metasurface Antennas: Flat Antennas for Small Satellites," in CubeSat Antenna Design , IEEE, 2021, pp.255-313.


Acknowledgement: ANR-22-PEEL-0006

Micro additive manufacturing (μ AM) of metals provides us with a modern and futuristic approach for fabricating high-precision micro-interconnections in RF systems. By enabling the creation of complex 3D geometries with micron-scale resolution, with μ AM we want to bridge the gap between different electronic components, such as chips and packages, in high-frequency applications. This technique allows us to localize an electrodeposition process using an atomic force microscope (AFM) cantilever tip, achieving printing resolutions in the order of $\sim 2\ \mu\text{m}$ and sub-micron alignment accuracy [1].

One of the key advantages of μ AM is its ability to fabricate overhanging structures without requiring support materials, simplifying the manufacturing of intricate 3D architectures [2]. Compared to conventional microfabrication techniques, μ AM provides enhanced design flexibility, while maintaining excellent surface quality, which is needed to have a better performance in terms of signal quality and efficiency. By leveraging advanced techniques in micro additive manufacturing, we will attempt to optimize the precision of interconnections while minimizing potential failure points.

This research aims to refine μ AM techniques for reliable, high-performance micro-interconnections, addressing key challenges such as geometry accuracy, alignment precision, and material compatibility with semiconductor packaging.

Fig. 1. Left: principle of the micro electrochemical additive manufacturing (© Exaddon); Right: example of current micro-cantilever using MEMS technology that we want to mimic using micro-3D printing [3]



References:

- [1] Additively Manufactured RF Interconnects for D-Band/sub-THz Applications. April 2017
- [2] WHITE PAPER MATERIAL PROPERTIES of μ AM OBJECTS. 2024
- [3] Z. Hu, C. Liou and C. Tsou, «Micro-Cantilever Array With Electroplating Tin Bumps for Flip-Chip Bonding Technology,» in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 13, no. 12, pp. 2040-2045, Dec. 2023, doi: 10.1109/TCPMT.2023.3339767

Acknowledgement: ANR-22-PEEL-0006

The experiments were conducted within the framework of the PLATINOM platform, supported by the European Regional Development Fund and the French government in collaboration with the Nouvelle-Aquitaine region (FEDER-PILIM 2015-2020). This work benefited also from the support of the programs Nanofutur (ANR-21-ESRE-0012)- PlafaBad (AAPPF202-2021-1727610) and RENATECH. This work also received funding from Thales Alenia Space France and the French State, managed by the National Research Agency (ANR), under the Investments for the Future Program, reference ANR-FUN-TERA.

To address the exponential increase in mobile data traffic, new ultra-high-speed wireless technologies must be developed. Achieving data rates exceeding 100 Gbits/s will require the use of very high carrier frequencies to fully exploit the wide bandwidth available in this spectral region. The 2023 World Radiocommunication Conference resolution COM6/17 has identified several sub-THz bands for the development of the next generation of mobile communications. This thesis aims to leverage the D-band (110 GHz – 170 GHz) and H-band (220 GHz – 330 GHz) sub-THz frequency windows to achieve such real-time data rates.

On one hand, developing new room-temperature, wideband sources (e.g., photodiodes) to increase the power generated in the THz gap is essential for compensating free-space propagation losses while fully exploiting the available bandwidth [2]. On the other hand, for effective use in field wireless applications, the generated signals must be transmitted only in the directions where they are needed. To achieve this, narrow, highly directional, and steerable beams must be generated across a sufficiently wide field of view [3]. We will explore the integration of UTC photodiodes (IEMN) with wideband planar antenna arrays (IETR), matched to the UTC impedance [4]. The antenna arrays, developed and excited by photomixing, will rely on coherent power combination to enable beam steering. By controlling the phase of each radiating element through photonic beamforming, it will be possible to direct the radiation in a preferred direction. The goal is to propose sub-THz photonic antenna arrays that surpass the current state of the art in performance.

References:

- [1] Huawei. 6G ISAC-THz opens new possibilities for wireless communication systems. [Online]. Available: <https://www.huawei.com/en/huaweitech/future-technologies/6g-isac-thz>
- [2] T. Nagatsuma, G. Ducournau, and C. C. Renaud, "Advances in terahertz communications accelerated by photonics" Nature Photon. vol. 10, pp. 371–379, 2016.
- [3] A. J. Pascual, M. Ali, T. Batté, F. Ferrero, L. Brochier, O. de Sagazan, F. van Dijk, L. E. García Muñoz, G. Carpintero DelBarrio, R. Sauleau, and D. González-Ovejero, "Photonic-enabled beam switching mm-wave antenna array," J. Lightwave Technol., vol. 40, no. 3, pp. 632–639, 1 Feb. 1, 2022.
- [4] A. J. Pascual, L. E. García-Muñoz, R. Sauleau and D. González-Ovejero, "Unit-cell design for antenna arrays efficiently matched to uni-travelling-carrier photodiodes," 44th Int. Conf. Infrared Millim THz Waves, Paris, France, 2019, pp. 1-2.

Acknowledgement: ANR-22-PEEL-0006 and the French RENATECH network.

GOTEN

22

Manoj Kumar Yadav¹, F. Medjdoub¹

1. Institute of Electronics, Microelectronics and Nanotechnology (IEMN), University of Lille, National Centre for Scientific Research (CNRS), Lille, France

Vertical p-NiO/n-Ga₂O₃ Heterojunction Diodes for High Power Applications

The industrial development of wide bandgap semiconductors, particularly GaN and SiC, is advancing rapidly, with applications extending beyond the 600 V/1200 V range into high-voltage nodes (>3 kV) for power conversion. Gallium oxide (Ga₂O₃), an UWBG material, has significant attention due to its exceptional material properties, including a large bandgap enabling high-temperature operation and a high breakdown field supporting high-voltage performance. Ga₂O₃ offers potential advantages over SiC and GaN in power device performance and cost-effectiveness, making it a promising candidate for next-generation high-power and high-temperature electronics.

This work focuses on developing a vertical p-n diode based on a NiO/Ga₂O₃ heterostructure, targeting a breakdown voltage of 10 kV and high on-state current (>10 A). Using Silvaco TCAD simulations, we compare the electrical performance of NiO/Ga₂O₃ p-n diodes with Ga₂O₃ Schottky diode. Defining Ga₂O₃ and NiO in the simulation was challenging but critical to obtaining accurate results.

The simulated Ga₂O₃ Schottky diode demonstrated a breakdown voltage of 1083 V at 1×10^{-3} A, with an on-state current of 1.6 A at 5 V and low on state voltage drop. Schottky diode exhibit device temperature of 576 °C at 5 V, which shows a poor heat dissipation in Ga₂O₃ diode. Conversely, the NiO/Ga₂O₃ p-n diode exhibited a breakdown voltage of 1980V at 1×10^{-6} A, an on-state current of 1.4 A, and device temperature of 503 °C, showing poor heat dissipation but better than Schottky diode.

These results demonstrate the NiO/Ga₂O₃ p-n diode enhanced performance, including higher breakdown voltage, lower leakage current, and better heat dissipation, making it a superior choice for high-power applications.

References:

- [1] Huawei. 6G ISAC-THz opens new possibilities for wireless communication systems. [Online]. Available: <https://www.huawei.com/en/huaweitech/future-technologies/6g-isac-thz>
- [2] T. Nagatsuma, G. Ducournau, and C. C. Renaud, "Advances in terahertz communications accelerated by photonics" *Nature Photon.* vol. 10, pp. 371–379, 2016.
- [3] A. J. Pascual, M. Ali, T. Batté, F. Ferrero, L. Brochier, O. de Sagazan, F. van Dijk, L. E. García Muñoz, G. Carpintero DelBarrio, R. Sauleau, and D. González-Ovejero, "Photonic-enabled beam switching mm-wave antenna array," *J. Lightwave Technol.*, vol. 40, no. 3, pp. 632-639, 1 Feb. 1, 2022.
- [4] A. J. Pascual, L. E. García-Muñoz, R. Sauleau and D. González-Ovejero, "Unit-cell design for antenna arrays efficiently matched to uni-travelling-carrier photodiodes," 44th Int. Conf. Infrared Millim THz Waves, Paris, France, 2019, pp. 1-2.

Acknowledgement: ANR-23-PEEL-0002 and the French RENATECH network.

GOTEN

23

Tom Micottis¹, M. K. Yadav¹, K. Ziouche¹, F. Medjdoub¹

1. IEMN, WIND group, CNRS, University of Lille, Villeneuve-d'Ascq, France

Design, fabrication and characterization of new Ga₂O₃-based power devices for high voltage conversion

In addition to the 600 V/1200 V applications covered by Wide BandGap (WBG) materials, other technological targets exceeding 3 kV align with existing markets for High Voltage (HV) conversion and protection. These include electricity distribution, SMART grids, onshore wind (3.3 kV) offshore (6.5 kV), rail transport, and charging electric vehicles from HV (22 kV) lines. Three Ultra-Wide BandGap (UWBG) materials have been gaining significant attention for HV devices. Among these materials, and also considering both GaN and SiC, Gallium Oxide (Ga₂O₃) stands out as the only one that can be produced via liquid phase using conventional drawing processes.

The potential performances of Ga₂O₃-based devices in power electronics surpasses that of other WBG and UWBG materials, highlighting its promise for very high-power applications. In addition, an anticipated reduction in the cost of 6-inch substrates to \$300 in 2030 is expected to make Ga₂O₃ more accessible.

This project focuses on the design and development of these components using TCAD Silvaco tools. It will include the fabrication of test vehicles for rapid material optimization, as well as the fabrication of a targeted device and the associated electrical characteristics. The primary objective is to create a diode delivering a breakdown voltage of 10 kV and a high current in on state (>10 A), combined with a tailored packaging solution. The initial phase of this project involves testing and optimization etching processes for Ga₂O₃. Subsequently, Schottky diodes will be fabricated and characterized as a precursor to the development of PiN diodes incorporating p+ doped NiO.

Acknowledgement: ANR-23-PEEL-0002 and the French RENATECH network.

Dans un contexte où la réduction des émissions de gaz à effet de serre est essentielle, la gestion de l'énergie électrique devient une priorité de premier plan, tant au niveau national qu'europpéen et international. Chaque maillon de la chaîne énergétique est impliqué dans cet effort pour diminuer l'empreinte carbone. Les méthodes de gestion, de transport et de distribution de l'énergie évoluent, avec l'introduction de smart grids et de réseaux HVDC, ce qui amène à réviser et repenser les convertisseurs électriques. Les composants de puissance jouent un rôle central dans cette transformation, favorisant l'émergence et la commercialisation de dispositifs fabriqués à partir de semiconducteurs à large bande interdite.

Le diamant (C), matériau à très large bande interdite, est connu pour ses propriétés thermiques et électriques exceptionnelles. Bien que pas encore mature du point de vue industriel, plusieurs études ont permis d'améliorer la maîtrise des niveaux de dopage possible et des preuves de concept ont permis de démontrer la viabilité de potentiels composants de puissance en diamant à destination des applications HVDC.

C'est dans ce contexte qu'un transistor vertical de type JFET en diamant sera développé, conçu pour supporter une tension de 3 kV, avec une terminaison périphérique offrant une efficacité minimale de 80% et une résistance spécifique de $10^{-2} \Omega \cdot \text{cm}^2$.

References:

- [1] Koizumi, S., Umezawa, H., Pernot, J. & Suzuki, M. Power Electronics Device Applications of Diamond Semiconductors. Woodhead Publishing Series in Electronic and Optical Materials (Woodhead Publishing, 2018). doi:https://doi.org/10.1016/C2016-0-03999-2.
 [2] Couret, M. et al. Field-plated D3MOSFET design for breakdown voltage improvement. Diam. Relat. Mater. 135, 109827 (2023).
 [3] Perez, G. et al. Diamond semiconductor performances in power electronics applications. Diam. Relat. Mater. 110, 108154 (2020).
 [4] Sevely, F. et al. Realization and characterization of vertical PIN diode on 100 diamond. in 33rd International Conference on Diamond and Carbon Materials, (2023).
 [5] Ralph Makhoul, Karine Isoird, Luong Viet Phung, Dominique Planson. Conception de diodes TMBS haute tension (6kV) en diamant. SYMPOSIUM DE GENIE ELECTRIQUE (SGE 2020), Jul 2021, Nantes, France. ?hal-03355128?.

Dans un contexte d'électrification des systèmes, l'optimisation des composants électroniques est primordiale pour réduire la consommation énergétique. Parmi les matériaux à large bande interdite étudiés pour remplacer le silicium, le diamant se distingue comme un candidat prometteur pour des applications de forte puissance.

À ce jour, la diode Schottky représente le dispositif en diamant le plus étudié et présente des résultats prometteurs. Toutefois, des améliorations demeurent nécessaires pour accroître la tension de claquage. L'absence de terminaison de jonction efficace provoque notamment une concentration du champ électrique en périphérie du composant, entraînant un claquage électrique prématuré, et limitant ainsi les performances des composants diamant.

La solution de protection périphérique par plaque de champ (Field Plate, FP) est couramment utilisée pour protéger le contact Schottky et réduire le champ électrique au bord de celui-ci. Cependant, l'emploi de matériaux à faible permittivité dans de nombreuses structures de FP est à l'origine d'un claquage prématuré du diélectrique, dégradant ainsi l'efficacité de la protection périphérique. Pour y remédier, nous proposons une configuration de FP basé sur un empilement $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4$ (20/200 nm), présentant des permittivités élevées. La qualité de l'empilement a été préalablement étudiée par des mesures C-V sur silicium.

Le processus de fabrication des diodes sera présenté. La tension de claquage sera évaluée par des mesures I(V) réalisées dans un environnement sous vide entre 300K et 850K. Par ailleurs, la nature et la densité des pièges présents dans les diélectriques, pouvant altérer les performances des diodes, seront étudiées et caractérisées à l'aide de mesures C-V réalisées sur des capacités MIS (Métal-Isolant-Semi-conducteur) intégrées au même échantillon de diamant.

FRENCHDIAM

Mateusk Pietrzyk¹,

1. CEA Tech Occitanie
LAAS CNRS, Gestion de l'énergie, Université de Toulouse, Toulouse,
France

26

Caractérisations innovantes de
composants de puissance diamant pour
des applications en électronique de
puissance

La demande en énergie propre et efficace ne cesse de croître, qu'il s'agisse de véhicules électriques, de sources d'énergie renouvelable ou d'autres appareils électroniques. Par conséquent, le monde moderne exige le développement de technologies de conversion et de gestion de l'énergie toujours plus efficaces, fiables et durables. Dans le domaine de l'électronique de puissance, la technologie basée sur le diamant offre des avantages significatifs par rapport aux technologies à grand gap actuelles, telles que le GaN et le SiC. Cela justifie pleinement le développement et l'approfondissement de cette technologie. Dans le cadre de ce projet, les travaux de recherche s'appuieront sur les plateformes de test de puissance et de caractérisation additive du CEA Occitanie et du LAAS-CNRS afin de caractériser de manière approfondie des composants de puissance en diamant dans une optique de compréhension de leur fonctionnement et de leur impact sur leur environnement (packaging, application...) et réciproquement. Pour ce faire, nous ferons appel à des techniques expérimentales avancées permettant d'évaluer les pertes dans les composants, maîtriser leur pilotage et d'étudier les effets thermiques.

L'aspect de la gestion thermique et du packaging sera également abordé via l'impression de structures 3D céramiques afin d'étudier la réciprocité des effets entre le composant et son environnement proche.

NANOFILN

Nelly Scheibel^{1,2}, A. Bartasyte^{1,2}, R. Braive^{2,3}

1. Institut FEMTO-ST, CNRS, Université Marie et Louis Pasteur, 25000
Besançon, France
2. C2N, CNRS, Université de Paris-Saclay, 91120 Palaiseau, France
3. IUF, Université Paris Cité, 75006 Paris, France

27

Heterogeneous growth and integration
of LiNbO₃ films in acousto-optical
components

LiNbO₃ (LN) is well known for its exceptional acoustic, electro-optic, pyroelectric and ferroelectric properties and has been extensively studied¹. However, LN is not compatible with CMOS standard processes due to potential lithium contamination. Therefore, heterogeneous integration of LN is a solution to take advantage of the good electroactive properties of LN in the well-established and mature silicon platform. The aim of the NanoFiLN project in the frame of PEPR Electronics is to establish a national academic sector for a new generation of integrated optical components based on LN films. My thesis will focus on the heterogeneous integration of epitaxial thin film lithium niobate (TFLN) with silicon technologies and the coupling of TFLN with semiconductors for opto-mechanical devices. The direct liquid injection CVD technique has been successfully used to grow high quality epitaxial/textured LN films². The first stage of the thesis involves growing stoichiometric LN on a sacrificial layer, which needs to be specified and optimised in order to develop the epitaxial layer transfer technique. The next steps will be to use the micro-transfer printing to integrate TFLN with photonic circuits and to couple them to other components.

References:

- (1) Bartasyte, A.; Margueron, S.; Baron, T.; Oliveri, S.; Boulet, P. Toward High-Quality Epitaxial LiNbO₃ and LiTaO₃ Thin Films for Acoustic and Optical Applications. *Adv. Mater. Interfaces* 2017, 4 (8), 1600998. <https://doi.org/10.1002/admi.201600998>.
(2) Astie, V. Development and Implementation of an Industrial Alkali Niobates Epitaxial Deposition Process., UBFC thesis, 2020.

NANOFILN

Théo Dutron¹, A. De Sousa Lopes
Moreira¹, D. Belharet¹, N. Courjal¹, T. Baron²,
M. Chauvet¹

1. Université Marie et Louis Pasteur, CNRS, institut FEMTO-ST, F-25000
Besançon, France
2. Université Marie et Louis Pasteur, SUPMICROTECH, CNRS, institut
FEMTO-ST, F-25000 Besançon, France

28

Design, fabrication and characterization of new Ga₂O₃-based power devices for high voltage conversion

Lithium Niobate (LN) is a key material for photonic devices thanks to its wide transparency window and its remarkable electro-optic and non-linear properties. More recently, through the ion slicing technique, Thin Film LN (TFLN) has become more available, leading the way into the development of higher-performance LN devices with a potential for densely integrated photonics chips. In this context, the NanoFiLN project funded by the PEPR-Électronique aims to establish a French technological sector for the development of optical chips based on LN films.

One aspect, in the frame of one starting thesis of the NanoFiLN project, is to develop key passive functions. Fiber-to-chip coupling still represents a fundamental challenge on TFLN platform due to the mode mismatch between the nanowaveguides and standard optical fibers [1]. An initial goal is thus to design and fabricate a light coupling device on TFLN with minimal loss and a simple fabrication technique, facilitating integration with other functions. The initial step of this study is to master the fabrication of the nanowaveguides on TFLN and accurately assess their propagation losses. First results will be exposed. Architectures of fiber-to-waveguide coupling will be proposed based on the state of the art as well as original solutions. To do so, simulations will be performed in parallel with the fabrication and characterization of guides and couplers. Then the study could extend to other passive functions trying to improve co-directional coupling or to minimize losses in bended waveguides, for instance.

References:

[1] D. Zhu et al., "Integrated photonics on thin-film lithium niobate", Adv. Opt. Photonics, vol. 13, no. 2, pp. 242–352, Jun. 2021, doi: 10.1364/AOP.411024.

Acknowledgement: This work is funded by the NanoFiLN project (Grant No. ANR-23-PEEL-0004), the EIPHI Graduate school (Contract No. ANR-17-EURE-0002), and the French RENATECH network through its FEMTO-ST technological facility.

NANOFILN

Nathanaëll Benon¹, A. De Sousa Lopes
Moreira¹, M. Chauvet¹

1. Institut FEMTO-ST, CNRS, Université Marie et Louis Pasteur,
25000 Université Marie et Louis Pasteur, CNRS.

29


Second harmonic generation in a LiNbO₃ nanowaveguide cavity

Lithium niobate (LN) is a crystal known for its appealing optical physical properties, from its wide transparency window in the visible and mid-infrared to its high nonlinear coefficients. In the past decade, a renewed interest for this material has appeared worldwide in laboratories thanks to the development of thin film LN (TFLN), opening the path towards LN-based integrated photonics embedding various passive and active functions [1]. The NanoFiLN project aims at the implementation and development of a national academic sector dedicated to TFLN technologies, targeting monolithic integration of multifunctional chips.

In this framework, one goal is to develop TFLN structures to allow efficient nonlinear interactions at low power that would open up a wide range of applications from sensors to quantum optics and telecommunications. More specifically, a starting work is tackling second harmonic generation (SHG) in periodically poled nanowaveguides, enhanced with a resonant cavity as illustrated in the enclosed figure.

Up to now, separated tasks required for this advanced design have been demonstrated or are in progress. Ridge waveguides with nanostructured Bragg mirrors exhibited an extinction ratio above 20 dB at telecom wavelengths have been fabricated. First results on periodic poling of LN films have also been obtained and optimization of the poling process is in progress [2].

A longer-term perspective is to harness the SHG device towards twin photons generation thus paving the way for quantum applications.



References:

[1] "Lithium niobate photonics: Unlocking the electromagnetic spectrum", Boes et al., Science, 379, Issue 6627, (2023)
[2] "Thermal enhancement of defect motion for optimizing periodic poling of x-cut thin-film lithium niobate", Doshi et al., Appl. Phys. Lett., 125, 261103 (2024)

Acknowledgement: This work is funded by the NanoFiLN project (Grant No. ANR-23-PEEL-0004), the EIPHI Graduate school (Contract No. ANR-17-EURE-0002) and the French RENATECH network through its FEMTO-ST technological facility.

NANOFILN

30

Kumar Kinjalk¹, C. Selva¹, O. Gauthier-Lafaye¹,
S. Calvez¹, A. Monmayrant¹

1. LAAS-CNRS, UPR-8001, Université de Toulouse, CNRS, Toulouse,
France

Thin Film LiNbO₃ Surface Preparation
using SC-1

Lithium niobate (LiNbO₃) is a material of considerable interest in optical and nanophotonics due to its remarkable nonlinear optical properties and high electro-optic coefficient, making it ideal for integrated photonic devices, modulators, and sensors [1]. However, fabricating such devices presents significant challenges. This study investigates the fabrication challenges encountered in the production submicron surface gratings, which use LiNbO₃ thin films as waveguides and PECVD-deposited silicon nitride (Si₃N₄) as the grating material. A key focus is on improving the adhesion between LiNbO₃ and Si₃N₄, a crucial factor for stable grating fabrication. Specifically, we explore the role of SC-1 (Standard Clean 1) treatment [2] in preparing LiNbO₃ surfaces by effectively removing organic contaminants and redeposited by products during plasma etching of the grating.

The etching dynamics of LiNbO₃ of ring SC-1 treatment were studied, revealing an initially high etching rate due to the rapid removal of contaminants and surface damage. This rate subsequently stabilizes into a linear regime, indicative of steady-state etching. Controlled etching with SC-1 not only improves surface smoothness but also significantly enhances the adhesion strength between LiNbO₃ and Si₃N₄, preventing the peeling of Si₃N₄ grating patterns observed initially. The adoption of SC-1 treatment ensures robust adhesion and high-quality deposition, both essential for the performance and reliability of integrated photonic devices.

References:

1. D. Zhu, L. Shao, M. Yu, R. Cheng, B. Desiatov, C. Xin, Y. Hu, J. Holzgrafe, S. Ghosh, A. Shams-Ansari, E. Puma, N. Sinclair, C. Reimer, M. Zhang, and M. Lončar, «Integrated photonics on thin-film lithium niobate», Adv. Opt. Photon. 13, 242-352 (2021). <https://doi.org/10.1364/AOP.411024>
2. Shen, B., Hu, D., Dai, C., Yu, X., Tan, X., Sun, J., Jiang, J., & Jiang, A. (2023). Advanced Etching Techniques of LiNbO₃ Nanodevices. Nanomaterials, 13(20), 2789. <https://doi.org/10.3390/nano13202789>

Acknowledgement: ANR-23-PEEL-0004 and the French RENATECH network.

NANOFILN

31

Clément Selva¹, O. Gauthier-Lafaye¹, K.
Kumar¹, A. Monmayrant¹, S. Calvez¹

1. LAAS-CNRS, UPR-8001, Université de Toulouse, Toulouse, France


Thin rib waveguides design and
fabrication on LNOI

Lithium niobate (LN) is a key material for integrated photonics, not least because of its second-order nonlinear properties, which are fundamental for modulators and frequency converters operating in the material transparency range (0.4 μm - 5 μm). LN waveguides feature low propagation losses, making them an ideal platform for integrated photonic devices used in classical and quantum information applications [1, 2]. The advent of thin-film LN technology marks a significant step forward, meeting the growing demand for bandwidth in telecommunications and enabling non-linear processing of low-power quantum signals. Recently, high-performance optical components based on lithium niobate-on-insulator (LNOI) films have demonstrated exceptional capabilities, including record-efficient frequency converters and ultra-wideband low-voltage modulators [3, 4]. We present here our preliminary work on the fabrication of thin (300 nm thick) LNOI rib-waveguides using Ar plasma etching. Argon plasma etching tests were conducted on an inductively coupled plasma reactive ion etching (ICP-RIE) system to identify optimal etching rates for waveguide fabrication. Waveguide designs were developed using finite element method (FEM) simulations, enabling the identification of rib waveguide dimensions (widths and thicknesses) suitable for achieving single-mode propagation with reduced losses. Furthermore, an algorithm integrating modal analysis and surface roughness scattering models based on [5] was developed to estimate losses in our LNOI rib waveguides.

References:

- [1] O. Alibart, V. D'Auria, M. D. Micheli, F. Dautre, F. Kaiser, L. Labonté, T. Lunghi, É. Picholle and S. Tanzilli, «Quantum Photonics at Telecom Wavelengths Based on Lithium Niobate Waveguides», Journal of Optics, vol. 18, p. 104001, 2016;
- [2] M. Galan, V. Sorger, P. Juodawlkis, W. Loh, C. Sorace-Agaskar, A. E. Jones, K. Balram and al., «Roadmap on Integrated Quantum Photonics», Journal of Physics: Photonics, 2021;
- [3] J. Zhao et al., «High quality entangled photon pair generation in periodically poled thin-film lithium niobate waveguides», Physical Review Letters, vol. 124, p. 163603, 2020;
- [4] M. Zhang, C. Wang, P. Kharel, D. Zhu, and M. Loncar, «Integrated lithium niobate electro-optic modulators: when performance meets scalability», Optica, vol. 8, pp. 652-667, 2021;
- [5] D. Melati, F. Morichetti and A. Melloni, "A unified approach for radiative losses and backscattering in optical waveguides", Journal of Optics, vol. 16 2014;

Acknowledgement: ANR-23-PEEL-0004 and the French RENATECH network.



LES COMPOSANTS POUR LES TÉLÉ- COMMUNICATIONS

Projet T-REX-6G

IEMN | LTM | CEA-Leti | XLIM | LAAS

Offrir aux utilisateurs mobiles un débit de données sécurisé, longue distance et haut débit est l'un des défis du XXI^e siècle. Plus de 1400 To de données sont échangées dans le monde chaque minute ! Toutefois, le débit des connexions sans fil reste le goulot d'étranglement des échanges de données et il devient urgent d'augmenter les vitesses de transmission sans fil et ce sur une distance de l'ordre du km.

Le projet T-REX-6G constitue une proposition en rupture pour adresser ce défi à fort volume, en créant une chaîne de fabrication intégrée de transistors III-V InP sur plaques de silicium 200mm ou 300mm de diamètre. L'ensemble du procédé technologique sera réalisé en environnement silicium. **L'objectif principal est la fourniture de transistors bipolaires à double hétérojonction InP intégré sur silicium, présentant un fonctionnement à haute fréquence jusqu'à 1THz, et permettant d'obtenir un émetteur à 300GHz de très forte puissance.**

Projet OROR

FOTON | C2N | INPHYNI | CEA-Leti | IES

L'imagerie THz connaît un essor important en lien avec le développement des technologies de composants intégrés semi-conducteurs et photoniques. Les applications sont nombreuses et touchent à des domaines stratégiques pour l'industrie nationale.

COMPTERA vise le développement de composants avancés pour les futurs systèmes d'imagerie multispectrale en gamme THz (0,3-30 THz) qui feront appel à des technologies très variées à la frontière de l'électronique et de l'optoélectronique, en particulier des détecteurs à haute sensibilité adaptés à chaque gamme de longueurs d'onde (notamment micro-bolomètres, détecteurs à effet de champ, photodétecteurs unipolaires à multi-puits quantiques). Une partie de ces capteurs ultra-sensibles sera ensuite intégrée à des systèmes d'imagerie adaptés à la démonstration de leurs performances.

T-REX-6G

32

Technological Development of DHBT Compatible with Si-Fab

Jihed Derouiche^{1,6}, M. Zaknounge¹, M. Zegaoui¹, Y. Roelens¹, G. Ducournau¹, M. A. Daher¹, R. Younes¹, B. Orfao¹, H. Makhoulouf¹, M. Ben Youssef¹, M. Martin², J.M. Moeyaert², G.V. Tsamo^{2,3}, F. Bassani², T. Baron², A. Lombrez^{2,3}, H. Boutry³, A. Divay³, V. Puyal³, E. Mercier³, J.G. Tartarin⁴, L. Pouzenc⁴, L.A. Kakou⁵, R. Sommet⁵, P. Chevalier⁶

1. Institut d'Electronique de Microélectronique et de Nanotechnologie – IEMN
Centre Nationale de la Recherche Scientifique – University of Lille, Lille, FRANCE
2. Laboratoire des Technologies de la Microélectronique – LTM
Centre Nationale de la Recherche Scientifique – University of Grenoble, Grenoble, FRANCE
3. Commissariat à l'énergie atomique – CEA-Leti, Université Grenoble-Alpes, F-38000 Grenoble, France
4. Laboratoire de recherche spécialisé dans l'analyse et l'architecture des systèmes – LAAS
Centre Nationale de la Recherche Scientifique – Toulouse, FRANCE
5. Institut de recherche XLIM – XLIM
Centre Nationale de la Recherche Scientifique – University of Limoges, Limoges, France
6. STMicroelectronics, Crolles, FRANCE

In a more connected world, fast and reliable communication is essential. With more data being used due to smartphones and connected devices, the sixth generation of wireless communications (6G) expected to be commercialized by 2030, will offer new solutions for faster connectivity, providing the necessary power amplification at high frequencies.

To address this challenge, this work proposes an innovative approach: integrating III-V transistors InP DHBT onto silicon substrate to combine the advantages of both technologies, with gold-free metal contacts and copper bonding on silicon wafers to ensure a full compatibility with industry standards offering better performance for high frequency and high-power applications.

In this context, we have developed Si-Fab ohmic contacts for N and P-type InGaAs based on refractory metals Tungsten (W) and Molybdenum (Mo). The best result for the N contact is $7.27 \times 10^{-8} \Omega \cdot \text{cm}^2$ with Mo contact, which is consistent with the value presented in the literature ($5 \times 10^{-8} \Omega \cdot \text{cm}^2$) for the lift-off technique associated with an ex-situ treatment. However, for the P contact, we obtain a value of $9.39 \times 10^{-7} \Omega \cdot \text{cm}^2$ showing that further optimization is required. In addition, an innovative heatsink bonding based on a Si-Fab copper layer was validated with the use of copper. This latter is a material of choice thanks to its high thermal conductivity. Also, we have developed a method for InP substrate removal (grown in Collector-up configuration) using mechanical thinning down to 10 μm , followed by HCl etching.

This goal of this activity will lead to improved power performance at high-frequency for 6G-compatible CMOS integration.

T-REX-6G

33

94 GHz Power Characterization of DHBT Au-Au bonded on Si

Abdelmalek Zemmour^{1,6}, M. Zaknounge¹, M. Zegaoui¹, Y. Roelens¹, G. Ducournau¹, M. A. Daher¹, R. Younes¹, B. Orfao¹, H. Makhoulouf¹, M. Ben Youssef¹, M. Martin², J.M. Moeyaert², G.V. Tsamo^{2,3}, F. Bassani², T. Baron², A. Lombrez^{2,3}, H. Boutry³, A. Divay³, V. Puyal³, E. Mercier³, J.G. Tartarin⁴, L. Pouzenc⁴, L.A. Kakou⁵, R. Sommet⁵, P. Chevalier⁶

1. Institut d'Electronique de Microélectronique et de Nanotechnologie – IEMN
Centre Nationale de la Recherche Scientifique – University of Lille, Lille, FRANCE
2. Laboratoire des Technologies de la Microélectronique – LTM
Centre Nationale de la Recherche Scientifique – University of Grenoble, Grenoble, FRANCE
3. Commissariat à l'énergie atomique – CEA-Leti, Université Grenoble-Alpes, F-38000 Grenoble, France
4. Laboratoire de recherche spécialisé dans l'analyse et l'architecture des systèmes – LAAS
Centre Nationale de la Recherche Scientifique – Toulouse, FRANCE
5. Institut de recherche XLIM – XLIM
Centre Nationale de la Recherche Scientifique – University of Limoges, Limoges, France
6. STMicroelectronics, Crolles, FRANCE

InP HBT technology is a good candidate for the future 6G networks that will require very high bandwidth. They have already demonstrated high-frequency operation with f_{max} exceeding 1 THz. However, this performance comes at the cost of aggressive scaling which increases thermal resistance (R_{th}) due to device narrowing and leads to a self-heating limiting overall performance. Transferring InP DHBTs to high-thermal-conductivity substrates has shown a drastic reduction of R_{th} by 65% on Si-HR and 75% on SiC thanks to their superior heat dissipation properties. While reducing R_{th} has shown to improve f_t and f_{max} by $\sim 25\%$, its effect on output power remains little unexplored. The DHBT active layers were bonded onto a high-resistivity silicon substrate using Au-Au thermocompression followed by a conventional triple mesa process using dry and wet etching mesa definition. We present CW large-signal load-pull measurements at 94 GHz of a transferred InP/GaAsSb DHBT fabricated on a high-resistivity silicon substrate. The characterized devices feature an emitter area of $0.44 \times 3.9 \mu\text{m}^2$ and were biased for maximum output power. The device exhibited a power density exceeding 11 mW/ μm^2 across various bias conditions. Its peak performance reached a saturated output power of 13.4 dBm, corresponding to a power density of 12.9 mW/ μm^2 (5.68 W/mm), with a power-added efficiency of 23.7%. These results highlight the benefits of improved thermal dissipation in overcoming self-heating effects to achieve high output power. To our knowledge, this represents the highest reported power density for single InP DHBTs with 24% improvement compared to the previous state of the art.

T-REX-6G

34

Antoine Lombrez^{1,2}, H. Boutry², A. Divay², L. Colas², N.Coudurier², S. Altazin², M. Martin¹, B. Salem¹, F. Bassani¹, T. Baron¹

1. Univ. Grenoble Alpes, CNRS, CEA/LETI-Minatec, Grenoble INP, LTM, Grenoble 38054 France
2. Univ. Grenoble Alpes, CEA, LETI, 38054 Grenoble, France

Development of performant CMOS-compatible ohmic contacts for THz InP-HBT on Silicon technology

The growing demand for higher data rates in telecommunications drives 6G/sub-millimeter Wave (sub-mmW) development, targeting ~300GHz frequencies. While SiGe, GaAs, and GaN power amplifiers face efficiency limits above 200GHz, InP Heterojunction Bipolar Transistors (HBTs) are the top performers in this range [1]. However, their fabrication on small III-V substrates (100-150mm) restricts integration with antennas and digital devices, posing challenges for high-performance front-end modules. A CMOS-compatible THz HBT technology is needed for large-scale production on 300mm wafers, enabling advanced integration methods like hybrid bonding. Achieving THz frequencies requires ohmic contacts with specific resistivities around $10^{-8} \Omega \cdot \text{cm}^2$, particularly for emitter and base contacts, as their quality directly impacts HBT frequency performance [2].

Test structures with contact dimensions ranging from $5 \times 5 \mu\text{m}$ to $0.35 \times 0.35 \mu\text{m}$ were fabricated on integrated InGaAs/InP stacks using a 200mm silicon-manufacturing platform. The contacted InGaAs layer is either 20nm thick (heavily N-doped) or 28nm thick (heavily P-doped), corresponding to the nominal emitter/collector and base contact thicknesses for the targeted THz HBT application. Contact spacing distance varies between 1.5 to $43 \mu\text{m}$. Resistivity parameters ρ_c and R_{sh} were evaluated using TLM measurements, as well as through the development of a novel numerical extraction methodology enabling more accurate resistivity assessment for such scaled contacts, with dimensions suitable for THz HBTs. Contact resistivity values as low as $5 \cdot 10^{-8}$ and $5 \cdot 10^{-7} \Omega \cdot \text{cm}^2$ – respectively for contacts realized on N^+ and P^+ -InGaAs layers – were demonstrated to be achievable using fully CMOS-compatible metallization and integration processes. Such values are encouraging for a future performant InP-HBT on Si technology.

References:

[1] H. Wang et al., [Online], Available: <https://ideas.ethz.ch/Surveys/pa-survey.html>

[2] M. Rodwell et al., 2008 IEEE Compound Semiconductor Integrated Circuits Symposium, Monterey, CA, USA, 2008, pp. 1-3, doi: 10.1109/CSICS.2008.5

Acknowledgement: ANR-22-PEEL-0007

This work was supported by the French Public Authorities ANR via Carnot Institute Funding, the Electronic Research Program (PEPR T-REX 6G), the MINOS Labex-UGA and the French Renatech network.

T-REX-6G

35

Rita Younes¹, M. Zaknounge¹, M. Zegaoui¹, Y. Roelens¹, G. Ducournau¹, M. A. Daher¹, R. Younes¹, B. Orfao¹, H. Makhoulouf¹, M. Ben Youssef¹, M. Martin², J.M. Moeyaert², G.V. Tsamo^{2,3}, F. Bassani², T. Baron², A. Lombrez^{2,3}, H. Boutry³, A. Divay³, V. Puyal³, E. Mercier³, J.G. Tartarin⁴, L. Pouzenc⁴, L-A. Kakou⁵, R. Sommet⁵

1. Institut d'Electronique de Microélectronique et de Nanotechnologie – IEMN
Centre Nationale de la Recherche Scientifique – University of Lille, Lille, FRANCE
2. Laboratoire des Technologies de la Microélectronique – LTM
Centre Nationale de la Recherche Scientifique – University of Grenoble, Grenoble, FRANCE
3. Commissariat à l'énergie atomique – CEA-Leti, Université Grenoble-Alpes, F-38000 Grenoble, France
4. Laboratoire de recherche spécialisé dans l'analyse et l'architecture des systèmes – LAAS
Centre Nationale de la Recherche Scientifique – Toulouse, FRANCE
5. Institut de recherche XLIM – XLIM
Centre Nationale de la Recherche Scientifique – University of Limoges, Limoges, FRANCE

Technological Development of DHBT on InPoSi

As we push the limits of high-speed communications and advanced photonics, the materials we rely on need to evolve. Indium Phosphide on Silicon (InPoSi) is emerging as a game-changer, combining the high-speed, low-loss properties of Indium Phosphide (InP) with the scalability and affordability of silicon. This breakthrough is paving the way for faster data transmission, next-generation 5G/6G networks, and ultra-efficient photonic circuits. The Heterojunction Bipolar Transistor (HBTs) is a powerful type of transistor that thrives at high frequencies. Unlike traditional silicon transistors, InP-based HBTs switch faster, generate less noise, and operate more efficiently, making them ideal for radio-frequency (RF) applications, millimeter-wave (mmWave) communication, and advanced radar systems. By integrating InP HBTs on a silicon platform, we obtain cutting-edge performance with the scalability of silicon manufacturing. At IEMN, the first InP/InGaAs DHBT test on InPoSi has been successfully fabricated, showing accurate DC characteristics. The fabrication of the submicron device is now in its final phase, with the process nearing completion. Additionally, both static and dynamic characterizations will be performed to assess the device's full performance.

Acknowledgement: ANR-22-PEEL-0007 and the French RENATECH network.

T-REX-6G

36

LTM and IEMN HBT on InP Growth Development

Rita Younes¹, M. Zaknounge¹, M. Zegaoui¹, Y. Roelens¹, G. Ducournau¹, M. A. Daher¹, R. Younes¹, B. Orfao¹, H. Makhoulouf¹, M. Ben Youssef¹, M. Martin², J.M. Moeyaert², G.V. Tsamo^{2,3}, F. Bassani², T. Baron², A. Lombrez^{2,3}, H. Boutry³, A. Divay³, V. Puyal³, E. Mercier³, J.G. Tartarin⁴, L. Pouzenc⁴, L.A. Kakou⁵, R. Sommet⁵

1. Institut d'Electronique de Microélectronique et de Nanotechnologie – IEMN
Centre Nationale de la Recherche Scientifique – University of Lille, Lille, FRANCE
2. Laboratoire des Technologies de la Microélectronique – LTM
Centre Nationale de la Recherche Scientifique – University of Grenoble, Grenoble, FRANCE
3. Commissariat à l'énergie atomique – CEA-Leti, Université Grenoble-Alpes, F-38000 Grenoble, France
4. Laboratoire de recherche spécialisé dans l'analyse et l'architecture des systèmes – LAAS
Centre Nationale de la Recherche Scientifique – Toulouse, FRANCE
5. Institut de recherche XLIM – XLIM
Centre Nationale de la Recherche Scientifique – University of Limoges, Limoges, FRANCE

The performance of Heterojunction Bipolar Transistors (HBTs) depends largely on the quality and design of their epitaxial structure, making it a key focus in device fabrication. As these transistors continue to push the limits of high-frequency communication, low-power electronics, and ultra-fast computing, fine-tuning their epitaxial layers is essential to improve speed, efficiency, and reliability. The way these layers are structured directly impacts critical properties like carrier mobility, signal gain, breakdown voltage, and thermal management. For Indium Phosphide (InP)/Indium Gallium Arsenide (InGaAs) HBTs, precise engineering of the base, emitter, and collector layers is crucial to achieving fast switching speeds, minimal noise, and efficient power consumption, all vital for cutting-edge technologies like 5G/6G networks, radar systems, and optical communication. As part of a collaborative effort, IEMN and LTM worked together to optimize the emitter/base junction leading to the successful design of the first single heterojunction bipolar transistor (STBH) at IEMN, growth at LTM, and fabrication at IEMN. The fabricated 100x100µm² test transistor showed excellent performance, with a current gain $\beta=I_c/I_b$ of 530, confirming its efficiency in common-emitter output characteristics $I_c(V_{ce})$. This milestone marks a first for the Grenoble cluster, as it represents LTM's first TBH epitaxy. Taking this progress further, a submicronic 0.35x5 µm² device was fabricated, demonstrating an impressive F_T/F_{MAX} of 270/110 GHz.

Acknowledgement: ANR-22-PEEL-0007 and the French RENATECH network

OROR

37

Emetteurs OPTO-THz structurés et cohérents par photomélange à base de technologies III-V

Mohamed Nadrani¹, A. Bartolo¹, B. Chomet¹, I. Si Hadj Mohand¹, J-P. Guillet², P-K Lu³, M. Jarrahi³, L. Le Gratiet⁴, G. Beaudoin⁴, K. Pantzas⁴, I. Sagnes⁴, F. Gonzalez-Posada Flores¹, S. Blin¹, A. Garnache¹

1. Institut d'Electronique et des Systèmes, Univ Montpellier, CNRS, Montpellier, France
2. Laboratoire de l'Intégration du Matériau au Système, Université de Bordeaux, CNRS UMR 5218, 33400, Talence, France
3. Electrical and Computer Engineering Department, University of California, Los Angeles, CA 90095, USA
4. Centre de Nanosciences et de Nanotechnologies, Université Paris-Saclay, CNRS UMR 9001, 91120 Palaiseau, France

Les sources THz basées sur la photonique sont attractives, car elles offrent des solutions à température ambiante, reposant sur des technologies photoniques matures, tout en permettant une haute cohérence et une accordabilité large bande et une grande largeur de bande de modulation, adaptées à des applications spécifiques en THz, telles que les communications à haut débit ou la spectroscopie [1, 2]. Dans ce travail, nous présentons une source laser à base de technologie des semi-conducteurs en GaAs pour les applications THz. Nous avons développé un laser continu bi-fréquence (et un laser à verrouillage de modes passif) pompé optiquement et émettant par la surface à cavité verticale externe (VECSEL) [3, 4]. Le battement de différents modes transverses génère un rayonnement THz cohérent en utilisant des antennes photoconductrices (PCA) comme photomélangeur. Pour cela, il est nécessaire de sélectionner uniquement deux modes transverses dont la différence de fréquences se situe dans le régime THz. Nous présenterons des caractérisations optiques, spectrales et radiofréquence des deux sources laser – bi-fréquence et à deux peignes de fréquences – ainsi qu'une émission THz utilisant une PCA avec des électrodes plasmoniques, pompée optiquement à 1064 nm.

References:

- [1] Zhang, H., Zhang, L., Wang, S., Lu, Z., Yang, Z., Liu, S., ... & Yu, X. (2021). Tbit/s multi-dimensional multiplexing THz-over-fiber for 6G wireless communication. *Journal of Lightwave Technology*, 39(18), 5783-5790.
- [2] Jepsen, P. U., Cooke, D. G., & Koch, M. (2011). Terahertz spectroscopy and imaging—Modern techniques and applications. *Laser & Photonics Reviews*, 5(1), 124-166.
- [3] Blin, S., Paquet, R., Myara, M., Chomet, B., Le Gratiet, L., Sellahi, M., ... & Garnache, A. (2017). Coherent and tunable THz emission driven by an integrated III-V semiconductor laser. *IEEE Journal of Selected Topics in Quantum Electronics*, 23(4), 1-11.
- [4] Bartolo, A., Vigne, N., Marconi, M., Beaudoin, G., Le Gratiet, L., Pantzas, K., ... & Giudici, M. (2023). Spatiotemporally reconfigurable light in degenerate laser cavities. *Photonics research*, 11(10), 1751-1756.

Acknowledgement: This work was supported in part by Région Occitanie/ Pyrénées-Méditerranée (EMERGENCE program N° 268104 and HERMES platform) and in part by the European Regional Development Fund (FEDER). This work was also supported by ANR under the "Investment for the Future" programs (MUSE STAE ANR-16-IDEX-0006), the SPATIOTERA program (ANR-19-CE24), PICOTE program (ANR-23-CE24-0023-02), KOGIT program (ANR-22-CE92-0009). This work benefits from a France 2030 government grant managed by the ANR (ANR-22-PEEL-0008) and the French RENATECH network.

OROR

38

Gregorio Beltramo^{1,2}, R. Horvat¹, G. Modica¹, R. Braive^{1,2,3}

1. Centre de Nanosciences et de Nanotechnologies (C2N), Palaiseau, France
 2. CNRS, Université Paris Cité, Paris, France
 3. Institut universitaire de France, Paris, France

Synchronized opto-mechanical oscillators for reference frequency generation and distribution

Integrated optomechanical devices strongly localize, within the same microscale cavity volume, an optical and a mechanical mode thus enhancing their mutual interaction. With a weak, on resonance optical field, the thermal motion of the mechanical mode can be read. By increasing power, the radiation pressure pumps energy into the mechanical oscillation arriving at a point in which the pump overcomes the mechanical losses. Under these specific conditions, the mechanical mode starts lasing. This regime of self-sustained oscillations is characterized by a very high and narrow peak in the RF spectrum at the mechanical mode frequency. Our cavities are one-dimensional GaP photonic crystal nanobeams suspended on top of a silicon waveguide. For our structures, a power of few hundreds μW around $\lambda=1550$ nm allows to achieve self-sustained oscillations close to 3.3GHz. Furthermore, this architecture allows us to locate several cavities on top of the same waveguide such that, when their optical and mechanical resonances are close enough, they can couple through light showing synchronization regimes. Thanks to a controlled thermal-optical shift of the first fundamental optical modes, we control their overlap. Simultaneously, the mechanical modes evidence synchronization for a given pump wavelength range. With an additional low power probe laser, we independently read the oscillations of both, verifying the synchronized regime. Finally, we demonstrate an all-optical integrated platform to generate and distribute an in-phase reference frequency at two different wavelengths. These two low power signals show stability performances, in terms of phase noise, comparable to ones of the high-power pump signal.

References:

- Zhang, M. et al. Synchronization of Micromechanical Oscillators Using Light. Phys. Rev. Lett. 109, 233906 (2012).
- Zhang, M., Shah, S., Cardenas, J. & Lipson, M. Synchronization and Phase Noise Reduction in Micromechanical Oscillator Arrays Coupled through Light. Phys. Rev. Lett. 115, 163902 (2015)
- Colombano, M. F. et al. Synchronization of Optomechanical Nanobeams by Mechanical Interaction. Phys. Rev. Lett. 123, 017402 (2019).

Acknowledgement: ANR-22-PEEL-0008 and the French RENATECH network.

OROR

39

Thomas Perriguet¹, G. Loas¹, Q. Wilmart², M. Vallet¹, M. Alouini¹, M. Romanelli¹

1. Université de Rennes, CNRS, Institut FOTON - UMR 6082, F-35000 Rennes, France
 2. Université Grenoble Alpes, CEA, LETI, F-38000 Grenoble, France

Preliminary characterization of an Integrated Ring Resonator for the Development of Optoelectronic Oscillators

The generation of microwave signals with high spectral purity is essential for many applications, such as radar and telecommunications [1]. Optoelectronic oscillators (OEOs) have been studied over the years as convenient devices for the optical generation of microwaves signals [2]. A basic OEO typically use a long optical fiber (several kilometers). However, today's systems require these devices to be integrated into photonics chips of a few square centimeters.

In this context, integrated ring resonators, used as photonic filters, have emerged as excellent alternatives to optical fibers. The frequency and spectral purity of the microwave signal generated by an OEO are directly linked to the Free Spectral Range (FSR) and quality factor (Q-factor) of the ring resonator [3]. Therefore, we must first of all accurately characterize these resonators.

In this work, we characterized an integrated Silicon Nitride (SiN) ring resonator fabricated at CEA-LETI (Fig. 1). We slowly swept the laser frequency across the resonance of the ring resonator, and spectrally analyzed the transmitted light using the Component Analyzer feature of a Brillouin Optical Spectrum Analyzer (BOSA Aragon Photonics). This yielded a FSR of 9 GHz and a Full Width at Half Maximum (FWHM) of 100 MHz (Fig. 2). This corresponds to a Q-factor of 2×10^6 . A further characterization of the dynamical response is in progress, involving rapid laser wavelength sweeps over a duration shorter than the resonator lifetime [4]. This allows a complete characterization of the parameters of the resonator.






Fig.1: Picture of the ring resonator under study



References:

- [1] F. Zou et al., « Optoelectronic oscillator for 5G wireless networks and beyond », J. Phys. Appl. Phys., vol. 54, no 42, p. 423002, 2021, doi: 10.1088/1361-6463/ac13f2.
- [2] T. Hao, W. Li, N. Zhu, et M. Li, « Perspectives on optoelectronic oscillators », APL Photonics, vol. 8, no 2, p. 020901, 2023, doi: 10.1063/5.0134289.
- [3] P. T. Do, C. Alonso-Ramos, X. Le Roux, I. Ledoux, B. Journet, et E. Cassan, « Wideband tunable microwave signal generation in a silicon-micro-ring-based optoelectronic oscillator », Sci. Rep., vol. 10, no 1, p. 6982, 2020, doi: 10.1038/s41598-020-63414-9.
- [4] Y. Dumeige, S. Trebaol, L. Ghiša, T. K. N. Nguyễn, H. Tavernier, et P. Féron, « Determination of coupling regime of high-Q resonators and optical gain of highly selective amplifiers », JOSA B, vol. 25, no 12, p. 2073-2080, 2008, doi: 10.1364/JO-SAB.25.002073.

Acknowledgement: We thank Agence Nationale de la Recherche (22-PEEL-0008 (PEPR Électronique - OROR), Région Bretagne, FEDER and Rennes Métropole (CPER PhotBreizh) for the funding.



L'ÉLECTRONIQUE POUR LE CALCUL

Projet EMCOM

SPINTEC | LTM | CEA-Leti | Lab. A. Fert | IJL | LIRMM

La performance énergétique des processeurs conventionnels étant désormais dominée par le coût du transfert de l'information entre les différentes strates de stockage et les unités de calcul, des innovations de rupture sont nécessaires en termes d'architecture, mais aussi de composants électroniques permettant de rapprocher voire fusionner les fonctions de calcul et de mémoire.

Si les mémoires magnétiques semblent avantageusement positionnées pour répondre aux critères d'endurance et de vitesse associés à ces nouveaux paradigmes, les caractéristiques de la génération actuellement en production demeurent insuffisantes. **Au cœur de ce projet ciblé, des dispositifs innovants issus de la recherche fondamentale permettant notamment de découpler lecture et programmation, viseront à adresser les verrous qui persistent, tout en évoluant vers des solutions compatibles avec les standards de fabrication industrielle.**

Projet BEP

FEMTO-ST | C2N | INPHYNI | IM2NP | IRAMIS | Lab. A. Fert

Le projet BEP vise à réduire considérablement la consommation énergétique de l'électronique pour le calcul. Il s'inspire pour cela du cerveau qui connecte de façon dense, tridimensionnelle et reconfigurable ses unités de calcul, les neurones. Notre stratégie consiste à combiner l'électricité et la lumière, qui permet des connexions 3D ultra-denses pour imiter l'architecture du cerveau. Nous développerons par ailleurs des technologies mémoires imitant les synapses, permettant à nos circuits d'apprendre, comme le fait le cerveau. Enfin, nous réaliserons des nano-neurones interconnectés capables de calculs extrêmement complexes avec peu de composants. Toutes les différentes briques seront intégrées dans des technologies CMOS pour réaliser des calculs bio-inspirés. Elles donneront les fondations pour une plateforme cognitive intégrant les différentes stratégies du cerveau pour calculer et économiser de l'énergie.

Projet FERROFUTURES

IMS | INL | IM2NP | CEA-Leti | CEA-List | CEA-Iramis

L'Internet des objets (IoT) requiert le déploiement d'une intelligence artificielle (IA) de proximité, l'IAe, qui devra répondre aux exigences en termes de très faible consommation, de faible latence, de traitement temps réel, et de confidentialité. La technologie ferroélectrique possède un potentiel inégalé notamment en termes de consommation d'énergie permettant d'accéder à des fonctionnalités non-volatiles à un coût très bas et une efficacité surpassant celle des technologies concurrentes.

Sur la base des travaux pionniers sur la fabrication de mémoires ferroélectriques HZO (HfZrO_2) bien plus respectueuses de l'environnement que ses prédécesseurs à base de plomb PZT (PbZrTiO_3), **le projet FerroFutures propose une approche de co-optimisation entre la technologie, le circuit et le système qui sera mise en œuvre selon deux axes :**

- **l'optimisation d'un composant ferroélectrique (FeMFET) à basse tension, avec une endurance supérieure à 10^{12} cycles, une lecture non destructive, et son intégration en circuits innovants pour le calcul embarqué à base de microcontrôleurs ;**
- **la conception de circuits et d'architectures en rupture pour la réalisation d'un système de calcul (vectoriel) de type data logger haut débit ($\geq 100\text{Mo/s}$) sur la plateforme du CEA MAD200 dont le démonstrateur donnera lieu à une puce de test.**

Stochastic magnetic component networks for low power cognitive computing

Hugo Levices¹, A. Iftakher³, K. Harabi^{1,3},
P. Talatchian², K. Garello², D. Querlioz³, L.
Hutin¹

1. CEA-LETI, Université Grenoble-Alpes, Grenoble, France
2. Université Grenoble Alpes, CEA, CNRS, Grenoble-INP, SPINTEC,
Grenoble, France
3. C2N, CNRS, Université Paris-Saclay, Palaiseau, France

Traditional von Neumann architectures struggle with performance and energy efficiency when tackling complex computational challenges, such as NP-hard combinatorial optimization problems. Recent proposals have emerged with the aim of building specific hardware accelerators inspired by the Ising model. The expected benefits stem from their amenability to executing local search algorithms with Simulated Annealing (SA), while processing the data locally and minimizing explicit update instructions. Ising machines can be described as recurrent neural networks with binary stochastic activations.

In this work, we combine stochastic Magnetic Tunnel Junctions (sMTJ) as neurons interconnected by an OxRAM coupling array for the weights. We present the characterisation of MTJ devices integrated in the Back-End-Of-Line of a CMOS chip, as well as the resolution of NP-hard optimisation problems, including small-sized graph partitioning problems (Max-Cut and Graph Coloring). Those problem instances were solved experimentally by combining two hybrid technologies (CMOS+memristors, CMOS+MTJ).

References:

- [1] N. Goubet et al. J. Am. Chem. Soc., 140, 5033 (2018).
- [2] T. Apretna et al. Nanophotonics, 10, 2753 (2021).
- [3] T. Apretna et al. Appl. Phys. Lett. 121, 251101 (2022).

Acknowledgement: This work was partly supported by the french RENATECH network, implemented at the Upstream Technological Platform in Grenoble PTA (ANR-22-PEEL-0015) and by France 2030 government investment plan managed by the French National Research Agency under grant reference PEPRElectronique (ANR-22-PEEL-0009)

Three terminal devices for improved efficiency

Corrado C. M. Capriata¹, M. Biagi¹, C.
Bouchard², R. Sousa¹, L. Hutin², B. Viala², K.
Garello¹

1. Université Grenoble Alpes, CEA, CNRS, Grenoble-INP, SPINTEC,
Grenoble 38000, France
2. CEA LETI, Grenoble 38000, France

Spin-orbit torques (SOT)-based magnetic tunnel junctions (MTJ) are promising candidates for embedded non-volatile memory applications due to their ultra-fast dynamics (sub-ns), high endurance (10^{12} – 10^{16}), and low power operation (sub-pJ) [1]. In these structures, a charge current flows through a non-magnetic heavy metal (HM) and is converted to a spin current via the Spin Hall effect (SHE) and Rashba-Edelstein effect (REE) [2]. In turn, the spin current applies a torque on the adjacent magnetic free layer (FL) that stores information, as shown in Fig.1(a).

A critical challenge for SOT-MRAM technology is reducing the write current (I_{write}), which depends on the charge-to-spin current conversion efficiency (ξ). While β -tungsten remains the state-of-the-art conversion layer [1], recent studies suggest leveraging orbital physics to enhance ξ further [3]. Materials like Cr, Ti, Al, and Ru show potential, but experimental demonstrations of improved SOT-MTJ switching with these materials are limited [4].

This study explores Ru as an orbital source in three-terminal (3-T) structures, employing heavy metals to convert the orbital current into spin current. These heavy metals act both as spin source (via SHE), and as orbital-to-spin conversion layer (for the strong spin orbit coupling). Initial experiments involve simplified Hall-bar stacks to investigate the impact of various materials and layer thicknesses on ξ , Fig.1(b). In a second step, promising systems are optimized and integrated into full SOT-MTJ devices with diameters as small as 50 nm, enabling electrical characterization and comparison of material systems, Fig.1(c). Preliminary results indicate improved conductivity for the Ru samples, though ξ improvements remain inconclusive. This work seeks to clarify the role of orbital-to-spin conversion in advancing SOT-MRAM technologies for memory and neuromorphic applications.




Fig.1 (a) Schematic representation of a SOT-MTJ. (b) Annealing effect over ξ . (c) Ic-tp dependence for a W sample

References:

- [1] V. Krizakova, et al. JMMM 562, 169692 (2022).
- [2] S. Krishnia, et al. Nano Letters 23, 6785–6791 (2023).
- [3] D. Go and Hyun-Woo Lee. Phys Rev Res 2, 013177 (20, 2020).
- [4] R. Gupta, et al. Nat Com 16, 130 (2, 2025).


Acknowledgement: ANR-22-PEEL-0005

Nicolas Sebe¹, S. Krishnia², S. Mallick³, Y. Sassi¹, S. Collin¹, T. Denneulin⁴, A. Kovács⁴, R. E. Dunin-Borkowski⁴, A. Fert¹, K. Garello⁵, V. Cros¹, H. Jaffrès¹


1. Laboratoire Albert Fert, CNRS, Thales, Université Paris-Saclay, Palaiseau, France
 2. Institute of physics, Johannes-Gutenberg Universität, Mainz, Deutschland
 3. SRM Institute of Science and Technology, Kattankulathur, Tamil Nadu, India
 4. Forschungszentrum Jülich, Jülich, Deutschland
 5. CEA, CNRS, Grenoble INP, SPINTEC, Université Grenoble Alpes, Grenoble, France

From spin to orbital control of the magnetization in ultrathin cobalt


Searching for more efficient electrical control of magnetization dynamics through Spin-Orbit Torques (SOT) is at the heart of today's spintronics research. Indeed, it is crucial for the emergence of SOT-MRAM as both fast and energy efficient non-volatile memory technology. The most established proposals for SOT generation rely on heavy metals (Pt, W or Ta) grown in contact with the ferromagnetic layer to control the magnetization. However, it has been shown that growing Al on top of an ultrathin Co ferromagnetic layer induces large SOT through an orbital Rashba effect [1, 2]. This poster will display the experiment leading to these results and exhibit new investigations on the physical origin of SOT. Varying the thicknesses of the different layers in this system, we show to what extent CoAl interface affects spin-dependent transport and enhances the torques. We also display how adding Spin-Orbit Coupling (SOC) in this interface through Pt dusting cancels out the effect. This shows how the strong Rashba effect is sensitive on the interface quality and that adding SOC doesn't straightforwardly increases the torques. Finally, we show how SOT from CoAl is relevant to current driven magnetization switching experiments in nanopillar based devices.



EDX elemental map of the multilayers



Comparison of the SOT amplitudes



Current induced magnetization switching

References:

- [1] Krishnia, S.,..., Sebe, N.,... & Jaffrès, H. (2023). Large interfacial Rashba interaction generating strong spin-orbit torques in atomically thin metallic heterostructures. *Nano Letters*, 23(15), 6785-6791.
- [2] Nikolaev, S. A., Chshiev, M., Ibrahim, F., Krishnia, S., George, J. M., ... & Fert, A. (2024). Large chiral orbital texture and orbital Edelstein effect in Co/Al heterostructure. *Nano Letters*.


Quoc Trung Trinh¹, D. Salomoni¹, Y. Peng², S. Auffret¹, M. Fattouhi¹, S. Mangin², I.-L. Prejbeanu¹, M. Hehn², L. Buda-Prejbeanu¹, R. Sousa¹

1. Université Grenoble Alpes, CEA, CNRS, Grenoble INP, SPINTEC, 38000 Grenoble, France
 2. Université de Lorraine, CNRS, IJL, F-54000 Nancy, France

Towards ultrafast deterministic switching in magnetic memory by laser excitation

Recent advances in ultra-fast switching in magnetic memory have been made possible by fs and ps pulse laser excitation of magnetic tunnel junctions (MTJs) integrated with Tb/Co multilayers [1, 2]. The underlying mechanism behind the magnetization reversal relies on the precessional motion of the ferromagnetic layer initiated by the demagnetization induced by the laser pulse [3, 4]. Fabricated MTJ devices with tunnel magnetoresistance (TMR) up to 74% showed consistent all-optical switching (AOS) magnetization reversal under 50-fs laser pulses [5]. However, the dependence of the magnetization reversal on the precessional motion of the magnetic moment implies that the magnetic state cannot be deterministically defined from the point of view of memory storage. Our current work addresses a possible deterministic switching in AOS-MTJs devices by combining the ultrafast localized heating from the laser pulse with the spin-polarized current (Fig. 1a). Macrospin simulations have successfully indicated the possibility for the spin-polarized current to impact the optically induced magnetic switching of the ferromagnetic system. During the precessional motion of the free layer, the spin-polarized current exerts a torque on the magnetization, driving it to eventually relax in the desired magnetic state. These findings serve as an essential theoretical basis for conducting this experiment on manufactured nanopillar devices (Fig. 1b). Simultaneously, in the stack of AOS-MTJ structure, the oxidation conditions of the Mg layer were optimized to achieve both high anisotropy and thermal stability with a thin tunnel barrier. These improvements reduce the resistance area of the AOS-MTJs stack for compatibility with spin-transfer torque effects to assist the magnetic switching during the precessional motion, as predicted by the simulation results.

Figure 1: Schematic illustration of AOS-MTJ devices under the effect of laser excitation and spin-polarized current (a); Microscope image of the final patterned AOS-MTJs device (b); The close view of a fabricated window with an underlying nano-pillar (c); SEM images of nano-pillar devices with different diameters: 100 nm (d), and 200 nm (e).



References:

- [1] L. Avilés-Félix, L. Álvaro-Gómez, G. Li, et al. *AIP Advances* 9 (2019).
- [2] L. Avilés-Félix, Aurélien Olivier, Guanqiao Li, et al. *Scientific reports* 10, 5211 (2020).
- [3] Kshit Mishra, Thomas GH Blank, CS Davies, et al. *Physical Review Research* 5, 023163 (2023).
- [4] Y Peng, D Salomoni, G Malinowski, et al. *Nature Communications* 14, 5000 (2023).
- [5] D Salomoni, Y Peng, L Farcis, et al. *Physical Review Applied* 20, 034070 (2023).

Thomas Buttiens¹, A. Goossens¹, L. Moreno¹,
E. Gradauskaite¹, L. Vila³, J-P. Attané³, T.
Maroutian², M. Bibes¹

1. Laboratoire Albert Fert, CNRS, Thales, Université Paris-Saclay, Palaiseau (France)

2. Centre de nanosciences et de nanotechnologies (C2N), CNRS, Université Paris-Saclay, Palaiseau (France)

3. UGA/CEA/CNRS, Spintec, Grenoble (France)

Study and optimization of ferroelectric Pb(Zr,Ti)O₃ thin film for emerging spintronic and electronic devices

The increasing power consumption of information and communication systems is driving the need for a new type of low-power electronics. Ferroelectric materials, with their remarkable properties, are ideal for low-power, high-speed memory and logic applications. Two innovative designs have emerged: Ferroelectric Tunnel Junction (FTJ), which utilizes polarization switching to modulate electrical resistance, and the Ferroelectric Spin Orbit (FESO) device, which used the ferroelectric control over spin-charge interconversion in a 2D electron gas. Pb(Zr,Ti)O₃ (PZT) is a strong candidate for these designs due to its exceptional remanent polarization, endurance, and low coercive field. This work focuses on optimizing PZT thin film growth using Pulsed Laser Deposition (PLD). Structural properties, analyzed via x-ray diffraction and scanning probe microscopy, confirm the high quality of the grown layers. Various polarization states were observed using Piezo Force Microscopy (PFM), showing that growth conditions influence film chemistry. With a view to fabricate FTJs, we grew ultrathin PZT films, down to 20 Å, in which ferroelectricity was confirmed using PFM. After defining FTJs with a top electrode of Co, electrical measurements were conducted with an RF pulse generator and a picoamperemeter to study the tunnel electroresistance. In parallel, in order to explore the potential of PZT for FESO, a 2DEG was induced on the PZT surface by depositing an aluminum layer, and the interface structure characterized using XPS and STEM. This presentation will discuss the growth, structural, and functional attributes of these samples, providing insights into the challenges of creating a 2DEG and FTJs based on PZT.

References:

1. Noël, P. et al. Non-volatile electric control of spin-charge conversion in a SrTiO₃ Rashba system. *Nature* 580, 483–486 (2020).
2. Arras, R. et al. Rashba-like spin-orbit and strain effects in tetragonal PbTiO₃. *Phys. Rev. B* 100, 174415 (2019).
3. Garcia, V. & Bibes, M. Ferroelectric tunnel junctions for information storage and processing. *Nat Commun* 5, 4289 (2014).

Mohammed Akib Iftakher¹

1. C2N, Université Paris-Saclay, CNRS, Palaiseau, France

Design of Hybrid Nanodevices/CMOS Systems for Optimization and Artificial Intelligence Applications

Nanodevices offer multiple opportunities to make energy-intensive tasks performed on computers more efficient, specifically optimization and artificial intelligence applications. For instance, superparamagnetic tunnel junctions are new spintronic components, leveraging both the electric and magnetic properties of electrons, which can naturally toggle between two binary states due to thermal noise in a completely random manner. Such devices can generate random bits with very low energy consumption, and they can serve as foundational units for 'Ising machines,' an emerging computation model inspired by the structure of magnetic materials. This model is especially suitable for certain optimization and machine-learning problems. However, an electronic system based on superparamagnetic tunnel junctions cannot operate solely using these passive components. It also requires active elements. This research aims to design the CMOS circuits to be paired with superparamagnetic tunnel junctions to create low-power consuming Ising machines. The project demands the design of various circuit types: analog circuits for junction control, and mixed analog/digital circuits to bridge the gap between the junction domain, adapted memory circuits, and the purely digital CMOS functions responsible for communication among the system's fundamental units. These circuits, which will also utilize superparamagnetic tunnel junctions and other types of nanodevices, will be assessed based on process, voltage, and temperature variabilities, fabricated by our partners within the PEPR Electronic program, and tested extensively.

References:

- [1] Aadit, N. A., Grimaldi, A., Carpentieri, M., Theogarajan, L., Martinis, J. M., Finocchio, G., & Camsari, K. Y. (2022). Massively parallel probabilistic computing with sparse Ising machines. *Nature Electronics*, 5(7), 460-468.
- [2] Camsari, K. Y., Salahuddin, S., & Datta, S. (2017). Implementing p-bits with embedded MTJ. *IEEE Electron Device Letters*, 38(12), 1767-1770.

Bruno Lovison Franco¹, J. Miquel², A. Romdhane², D. Novo¹, G. Prenat², L. Anghel², P. Benoit¹

1. Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier, Microélectronique, Université de Montpellier, CNRS, Montpellier, France
2. Université Grenoble Alpes, CEA, CNRS, Grenoble INP, SPINTEC, Grenoble, France

Trade-offs in Neural Network Compression: Quantized and Binary Models for Keyword Spotting

Enabling smart and independent IoT devices often requires to run complex Machine Learning (ML) workloads at the edge [1]. Such systems usually operate with memories in the order of tens of kilobytes and low processing power. To fit within these constraints, model designers typically rely on lowprecision integer representation of operations down to 1-bit, i.e., Binary Neural Networks (BNN) [2]. We investigate the tradeoffs available to model designers between memory footprint and accuracy and the challenges to overcome for effective use of BNN. We show that designing BNN architectures is not a straightforward process [4]. To overcome this, we propose a methodology based on design guidelines and Neural Architecture Search (NAS) [3] to adapt traditional model architectures into BNN variants. As a case study, we apply this methodology to a ResNet-based model for a keyword spotting (KWS) application. Our results demonstrate that, contrary to 8-bit quantization, direct binarization significantly impacts accuracy. However, careful architecture redesign and hyperparameter tuning helps bringing BNNs performances on par with their quantized counterparts.

References:


- [1] L. Heim, A. Biri, Z. Qu, and L. Thiele, "Measuring what really matters: Optimizing neural networks for inynml," 2021. [Online]. Available: <https://arxiv.org/abs/2104.10645>
- [2] H. Qin, X. Ma, Y. Ding, X. Li, Y. Zhang, Z. Ma, J. Wang, J. Luo, and X. Liu, "Bifsmnv2: Pushing binary neural networks for keyword spotting to real-network performance," IEEE Transactions on Neural Networks and Learning Systems, pp. 10 674–10 686, 2024.
- [3] T. Elsken, J. H. Metzen, and F. Hutter, "Neural architecture search: A survey," Journal of Machine Learning Research, pp. 1–21, 2019.
- [4] J. Bethge, H. Yang, M. Bornstein, and C. Meinel, "Back to simplicity: How to train accurate bnns from scratch?" 2019. [Online]. Available: <https://arxiv.org/abs/1906.08637>

Maxime Culot¹, V. Giannone¹, P. Sgarro², C. Al Khatib¹, T. Frottier¹, W. Saverio-Torres², L. Anghel¹, M. Bibes^{2,3}, G. Prenat¹, L. Hutin⁴, L. Vila¹, 2 J-P. Attané^{1,2}

1. Spintec, UGA, CEA, CNRS, Grenoble, France
2. Nellow, Grenoble, France
3. Laboratoire Albert Fert, CNRS, Thales, UPS, Palaiseau, France
4. LETI, UGA, CEA, Grenoble, France

Design of an arithmetic logic unit (ALU) using ferroelectric spin orbit (FESO) devices

While transistor size and voltage scaling have allowed CMOS technology to offer a continuous increase in computing efficiency, it is now close to its technological limit. Indeed, the progressive increase of leakage attributed to the Boltzmann Tyranny has led to the end of Dennard's law. In this context, new spintronics based devices have recently been proposed as beyond CMOS candidates such as the MESO (MagnetoElectric Spin Orbit) device of Intel which exhibits memory and logic properties and has the potential to operate at the aJ scale [1]. These performances are possible thanks to a low power ferroelectric-based writing of the memory and a magnetoelectric coupling enabling a spin charge interconversion (SCI) based readout of the memory. This allows the device to work as a memory and produce an output charge current enabling logic. More recently, the FESO (FerroElectric Spin Orbit) device has been proposed by the Spintec laboratory with the same low power computing properties as the MESO device [2]. However, it is a simpler concept that gets rid of the magnetoelectric element thanks to a direct control of the SCI by the ferroelectric state. In this work, we present a compact model for the FESO device, simulated in the Cadence virtuoso environment. Using this model, we demonstrate the suitability of the FESO device for sequential and combinational logic. The FESO based basic elements for an ALU (majority gate, multiplexer, full adder, multiplier) are conceptualized and simulated to build a 4-bit FESO based ALU. The benefits in terms of area and energy consumption of the approach are evaluated.



References:

- [1] Manipatruni, S. et al. Scalable energy-efficient magnetoelectric spin-orbit logic. Nature 565, 35–42 (2019).
- [2] Noël, P. et al. Non-volatile electric control of spin-charge conversion in a SrTiO₃ Rashba system. Nature 580, 483–486 (2020).

Pierre Chailloleau¹, H. Jaffrès², Q. Remy³, M. Hehn¹, S. Mangin¹

1. Institut Jean Lamour, UMR CNRS 7198, Université de Lorraine, 54011 Nancy, France
2. Laboratoire Albert Fert, UMR CNRS Thales, Université Paris-Saclay, 91767, Palaiseau, France
3. Department of Physics, Freie Universität Berlin, Berlin 14195, Germany

Ultrafast dynamics, from the modelisation to first applications

The knowledge and fundamentals of demagnetisation dynamics is of significant importance for understanding many spintronics applications (All Optical Switching, THz emission). In this frame, we have developped a complex model to accurately describe the optical demagnetisation of ferromagnetic materials in multilayer systems subject to short laser pulse [1, 2, 4]. This model has been applied to a simple yet interesting system constituted by a Co(2nm)/Pt(4nm) bilayer, which is widely studied and known as a spintronic THz emitter. Our model using local heating, diffusive transport, thermal gradients and spin-charge conversion phenomena has obtained promising results when applied to this system. Our simulations show a remarkable behavior comparable to the ones found in the recent literature [3, 4]. Regarding THz emission, we were able to obtain THz emission spectra $E_{Thz}(\omega)$ comparable to the experimental ones [5].

References:

- [1] Beens, M. ; Duine, R. A. ; Koopmans, B.: s – d model for local and nonlocal spin dynamics in laser-excited magnetic heterostructures. In: Physical Review B Bd. 102 (2020), Nr. 5, S. 054442
- [2] Kimling, Johannes ; Cahill, David G.: Spin diffusion induced by pulsed-laser heating and the role of spin heat accumulation. In: Physical Review B Bd. 95 (2017), Nr. 1, S. 014402
- [3] Markus Weißenhofer and Peter M. Oppeneer, Adv. Physics Res. 2024, 2300103
- [4] Remy, Quentin: Ultrafast spin dynamics and transport in magnetic metallic heterostructures, Université de Lorraine, 2021
- [5] Dang, T. H. ; Hawecker, J. ; Rongione, E. ; Baez Flores, G. ; To, D. Q. ; Rojas-Sanchez, J. C. ; Nong, H. ; Mangeney, J. ; u. a.: Ultrafast spin-currents and charge conversion at 3 d -5 d interfaces probed by time-domain terahertz spectroscopy. In: Applied Physics Reviews Bd. 7 (2020), Nr. 4, S. 041409

Filip Osana¹

1. C2N Laboratory, Université Paris-Saclay, CNRS, Palaiseau, France

Implementing Equilibrium Propagation on CMOS

Ferroelectric nanoelectronic devices are fully compatible with conventional electronics CMOS technology and feature very controlled dynamics that resemble behaviors of synapses and neurons in the brain. The study aims to implement a novel deep learning approach, partially inspired by how the brain works, Equilibrium Propagation, which can take advantage of ferroelectric technologies particularly well. Equilibrium Propagation is a physics-inspired artificial intelligence approach. The physics of ferroelectricity can be embedded within the core principles of this approach, with the potential to lead to highly energy-efficient AI.

BEP

50

Vineeta Yadav¹, N. Barrett¹, C. Lubin¹, L. Pérez Ramírez¹, L. Grenouillet², J. Coignus²

1. SPEC, CEA, CNRS, Université Paris-Saclay, CEA Saclay, 91191 Gif-sur-Yvette, France
2. CEA-Leti, University Grenoble-Alpes, 38054 Grenoble, France

Hafnium Oxide Ferroelectric Films: from fundamental understanding to optimized low power device Integration

Neuromorphic systems are artificial neural systems inspired by the biological human brain, whose connections can be mimicked by artificial synapses between memory devices, forming neural networks (NN) for deep learning. Training a NN demands plasticity, which requires the possibility to analyze a large number of values stored in memory and allow changes in synaptic strength. Inference, in turn, demands long-term stability. Currently, no non-volatile, low-power memory technology offers both characteristics simultaneously.

In the pursuit of a memory solution for simultaneous on-chip learning and inference, a hybrid FeRAM/OxRAM synapse circuit is proposed. Hafnium oxide (HfO₂)-based ferroelectric memories (FeRAM) are used for learning, exploiting their high endurance, ultra-fast, low-power (10-50 fJ/bit), and non-volatile character. However, the destructive read operation of FeRAMs makes them unsuitable for inference. This is why HfO₂-based resistive memories (OxRAM) are used for inference, as they offer long-term stability and non-destructive reading. A successful development and implementation of an OxRAM/FeRAM synapse on a single CMOS substrate requires a comprehensive characterization of the physico-chemical properties of the HfO₂ layer to understand their impact on the performance of the device [1]. Manifest interest has been given to oxygen vacancies (VO) point defects, which appear to have a preeminent influence on the endurance. Here we illustrate the capabilities of hard x-ray photoelectron spectroscopy (HAXPES) for VO quantification and profiling in HfO₂. By inserting an ultra-thin, metallic, oxygen scavenging layer it may be possible to engineer the required vacancy concentration and hence optimize the ferroelectric/resistive character.

References:

1. Martemucci, et al. «Hybrid FeRAM/RRAM synapse circuit for on-chip inference and learning at the edge.» IEDM 2023-69th Annual IEEE International Electron Devices Meeting. 2023

Acknowledgement: ANR-22-PEEL-0010

BEP

51

Mamadou Hawa Diallo^{1*}, B. Imbert^{1*}, A. Renaudineau^{2*}, J.-D. Aguirre-Morales¹, M. A. Iftakher², K.-E. Harabi², C. Turck², M. Drouhin², T. Hirtzlin³, E. Vianello³, J.-M. Portal¹, M. Bocquet¹, and D. Querlioz²

1. Aix-Marseille Univ, Univ. de Toulon, CNRS, IM2NP, Marseille, France
2. Université Paris-Saclay, CNRS, C2N, Palaiseau, France
3. CEA-Leti, Univ. Grenoble Alpes, France

**Equal contribution to this work*

Forward-Forward Learning Exploiting Low-Voltage Reset of RRAM

Analog RRAM is highly efficient for on-chip inference, providing important energy savings [1]. However, on-chip learning poses greater challenges due to complex data movement and the need for higher device accuracy [2]. This capability is essential for edge applications such as health monitoring and predictive maintenance. In 2022, Geoffrey Hinton introduced the «Forward-Forward» algorithm to address these challenges, predicting that it would be robust against the imperfections of memristors [3]. Despite this promising proposal, significant adaptations of the initial algorithm are required to confirm Hinton's intuition.

In this work, we present the first version of the Forward-Forward algorithm specifically adapted for high energy efficiency learning with resistive memory. We validate our approach using extensive measured statistical data from a dedicated prototype in-memory computing platform equipped with 8k RRAM cells employing a TiN/HfOx/Ti/TiN stack. We first introduce three adaptations to the Forward-Forward algorithm for compatibility with RRAM, and optimize the low-voltage RESET regime of RRAM to attain a noise level acceptable for the Forward-Forward algorithm. Then, by co-optimizing device programming conditions and the algorithm, we achieve high-accuracy heartbeat classification based on real ECG measurements, in a hybrid hardware/software simulation using actual RRAM measured data rather than model simulations. Finally, we highlight that the reliance on low-voltage RESET offers significant advantages in terms of energy efficiency, device retention, and endurance, crucial for applications requiring reliable and sustainable on-chip learning.

References:

- [1] Ielmini, D., Wong, H.S.P. In-memory computing with resistive switching devices. Nat Electron 1, 333–343 (2018).
- [2] Huang, Y. et al. Memristor-based hardware accelerators for artificial intelligence. Nat Rev Electr Eng 1, 286–299 (2024).
- [3] Hinton, G. The Forward-Forward Algorithm: Some Preliminary Investigations. arXiv preprint arXiv:2212.13345 (2022).

Acknowledgement: ANR-22-PEEL-0010

BEP

52

Matilde Piccoli¹

1.CEA-Leti, Univ. Paris-Saclay, CNRS, Palaiseau, France

On Chip Customized Learning on Resistive Memory Technology for Secure Edge AI

Learning-capable edge AI systems are crucial for secure and personalized applications in user-specific environments, such as medical diagnosis or predictive maintenance. By enabling model customization directly on inference hardware, on-chip learning eliminates the need for cloud-based data and model sharing, ensuring privacy and security. Despite its potential, this approach is challenged by the energy- and time-intensive nature of training. ReRAM, with its promise of improved energy efficiency through in-memory computing, offers a compelling solution. This work presents the first experimental validation of few-shot on-chip training on an in-memory computing resistive memory (ReRAM) platform using the Model-Agnostic Meta-Learning (MAML) algorithm¹. To reduce training iterations and associated ReRAM conductance updates, the neural network is pre-trained off-chip. Through co-optimization of device programming conditions and the algorithm, we achieve high accuracy on the Omniglot dataset after just five training iterations (*i.e.*, ReRAM programming operations) while also significantly improve device retention.

References:

1. C.Finn, P. Abbeel, S. Levine, in Proc. ICML'17, Vol. 70, 2017

Acknowledgement: ANR-22-PEEL-0010

BEP

53

Jordi Lopez Leyva¹, D.Querlioz², E. Vianello³, J-M. Portal⁴, Daniel Brunner¹

1. Université Marie et Louis Pasteur, CNRS, institut FEMTO-ST, F-25000 Besançon, France

2. Université Paris-Saclay, CNRS, Centre de Nanosciences et de Nanotechnologies, Palaiseau, France

3. Université Grenoble Alpes, CEA-Leti, Grenoble, France

4. Aix-Marseille Université, CNRS, Institut Matériaux Microélectronique Nanosciences de Provence, Marseille, France

A novel optical communication concept for electronic chips for next generation neural network accelerators

The integration of photonics with advanced computing architectures presents transformative opportunities for the future of information processing [1]. This research, explores the synergistic combination of three-dimensional (3D) photonic integration with CMOS electronic integrated circuits (ICs), incorporating memristive programming to enable neuromorphic computing capabilities [2]. The electronic IC, features silicon photodiodes, enabling efficient light detection. A central innovation lies in the use of III-V lasers for electro-optic conversion, facilitating high-speed data transmission, while 3D polymer waveguides are employed to establish long-range optical interconnects. This photonic platform aims to overcome the energy and latency limitations of conventional electronic communication in neural network computing frameworks, as well as the exponential interconnect growth respect to area of 2D circuits compared to linear growth for 3D circuits [3]. By leveraging the unique properties of light for data transmission and computation, the integration of photonics enables massive parallelism, low-energy operation, and high-bandwidth interconnects-key enablers for advanced neuromorphic systems. Furthermore, in this work the 3D photonic circuits are designed to be all-optically reconfigurable. The fully integrated chip will be characterized to validate its functionality, marking a significant step toward hybrid photonic-electronic computing platforms.

References:

[1] L. Grenouillet, P. Philippe, J. Harduin, N. Olivier, P. Grosse, L. Liu, T. Spuesens, P. Régreny, F. Mandorlo, P. Rojo-Romeo, et al., «Towards Optical Networks-on-Chip Using CMOS Compatible III-V/SOI Technology,» in Proc. Solid State Devices and Materials (SSDM) Conf., 2010.

[2] D. Bonnet, T. Hirtzlin, A. Majumdar, T. Dalgaty, E. Esmanhotto, V. Meli, N. Castellani, S. Martin, J.-F. Nodin, G. Bourgeois, et al., «Bringing uncertainty quantification to the extreme-edge with memristor-based Bayesian neural networks», Nature Communications, vol. 14, no. 1, p. 7530, 2023.

[3] A. Grabulosa, J. Moughames, X. Porte, and D. Brunner, «Combining one and two photon polymerization for accelerated high performance (3+1)D photonic integration,» Nanophotonics, vol. 11, no. 8, pp. 1591–1601, 2022.

Acknowledgement: ANR-22-PEEL-0010

This work was partially supported by the French RENATECH network and its FEMTO-ST technological facility. 69

BEP

54


Development and Application of 3D Integrated Photonics for Neuromorphic Computing

Since the advent of computing, there has always been demand for faster and more efficient devices. As conventional computer architectures approach their physical limits and AI becomes increasingly prominent, addressing this demand has become not only more challenging but also more preminent [1], [2]. One promising research direction involves novel integrated, brain-inspired, low-power hybrid opto-electronic computing systems to overcome the limitations of traditional computing paradigms [3].

A significant bottleneck using conventional electronic hardware for AI tasks arises from the intensive computation required for large-scale matrix operations. Our work addresses this challenge by exploring optical methods for performing these operations. Leveraging state-of-the-art 3D printing techniques, it is possible to fabricate low-loss, micrometre-scale, CMOS compatible 3D polymer waveguides [4]. Arranging these waveguides on a 3D grid (see figure [5]) and using the intensities of spatially multiplex light as the input vector, we show how to designing a 3D photonic circuit such that it performs the optical matrix multiplication on the inputs' intensities. Moreover, we show that finding the correct arrangements of waveguides such that it corresponds to a desired matrix can be formulated as an optimisation problem that can be solved via a simulated annealing-inspired algorithm. We envisage, the photonic circuits may offer an effective passive means of implementing efficient in-memory computing ideally suited for inference tasks thus, paving the way for integrated opto-electronic neuromorphic computing.

References:

- [1] Shalf, John. «The future of computing beyond Moore's Law.» Philosophical Transactions of the Royal Society A 378.2166 (2020): 20190061.
- [2] de Vries, Alex. «The growing energy footprint of artificial intelligence.» Joule 7.10 (2023): 2191-2194.
- [3] Miller, David AB. «Attojoule optoelectronics for low-energy information processing and communications.» Journal of Lightwave Technology 35.3 (2017): 346-396.
- [4] Adrià Grabulosa et al 2023 Nanotechnology 34 322002
- [5] Johnny Moughames, et al. Optica 7(6) 640-646 (2020)



Acknowledgement: ANR-22-PEEL-0010

This work was partially supported by the French RENATECH network and its FEMTO-ST technological facility.

BEP

55

Antiferroelectricity in PbZrO₃ thin films under epitaxial tensile strain

Antiferroelectrics possess a compensated antiparallel arrangement of electric dipoles, resulting in a zero net polarization¹. Applying an electric field across an antiferroelectric triggers a volatile transition to a ferroelectric phase, giving rise to double hysteresis of polarization vs. electric field. This property makes antiferroelectrics very attractive for applications such as high-energy density storage, and electronic devices based on antiferroelectric tunnel junctions are envisioned as artificial neurons². The antiferroelectric nature of lead zirconate, PbZrO₃, the historical¹ and most studied antiferroelectric material, has recently been challenged³. Progress in the synthesis of high-quality materials and characterization using scanning transmission electron microscopy has revealed the complex nature of the polar textures in PbZrO₃, with the apparition of ferrielectric (i.e. uncompensated antipolar state) phases even in single crystals⁴, and complex ferrielectric or ferroelectric phase transitions in ultrathin films^{5,6}. While first principles calculations suggested that tensile strain could stabilize antiferroelectricity down to nanometre scale⁷, PbZrO₃ epitaxial thin films are usually grown on commercial oxide substrates with large lattice mismatch, which leads to fast strain relaxation. Here we demonstrate pure antiferroelectric behaviour in PbZrO₃ ultrathin films epitaxially grown under tensile strain on artificial substrates of LaLuO₃. Sharp double hysteresis of polarization as a function of electric field in capacitors based on such PbZrO₃ films do not show any remanent polarization. On the other hand, local atomic maps of polar displacements reveal the characteristic antipolar pattern down to nine nanometre film thickness. These results unlock the path to functional antiferroelectric devices based on coherently strained PbZrO₃ ultrathin films.

References:

1. Kittel, C. Theory of Antiferroelectric Crystals. Phys. Rev. 82, 729–732 (1951).
2. M. Bibes, J. Grollier, V. Garcia, N. Locatelli. Réseau neuromimétique et procédé de fabrication associé.
3. Aramberri, H., Cazorla, C., Stengel, M. & Íñiguez, J. On the possibility that PbZrO₃ not be antiferroelectric. Npj Comput.Mater. 7, 196 (2021).
4. Liu, Y. et al. Translational Boundaries as Incipient Ferrielectric Domains in Antiferroelectric PbZrO₃. Phys. Rev. Lett.130, 216801 (2023).
- 5.Qiao, L., Song, C., Wang, Q., Zhou, Y. & Pan, F. Polarization Evolution in Nanometer-Thick PbZrO₃ Films: Implicationsfor Energy Storage and Pyroelectric Sensors. ACS Appl. Nano Mater. 5, 6083–6088 (2022).
6. Jiang, R.-J. et al. A Roadmap for Ferroelectric–Antiferroelectric Phase Transition. Nano Lett. 24, 11714–11721 (2024).
7. Reyes-Lillo, S. E. & Rabe, K. M. Antiferroelectricity and ferroelectricity in epitaxially strained PbZrO₃ from firstprinciples. Phys. Rev. B 88, 180102 (2013).

Acknowledgement: ANR-22-PEEL-0010, Nanofutur and French RENATECH.

Krina Parmar^{1,2}, P. Dufour¹, E. Texier², C. Carrétéro¹, X. Li³, F. Godel¹, B. Dkhil⁴, D. Sando⁵, S. Fusil¹, A. Gloter³, T. Maroutian², V. Garcia¹

1. Laboratoire Albert Fert, CNRS, Thales, Université Paris-Saclay, 91767 Palaiseau, France
2. Centre de Nanosciences et de Nanotechnologies, CNRS, Université Paris-Saclay, 91120 Palaiseau, France
3. Laboratoire de Physique des Solides, CNRS, Université Paris-Saclay, 91405 Orsay, France
4. Université Paris-Saclay, CentraleSupélec, CNRS, Laboratoire SPMS, 91190, Gif-sur-Yvette, France
5. MacDiarmid Institute for Advanced Materials and Nanotechnology, School of Physical and Chemical Sciences, University of Canterbury, Christchurch 8140, New Zealand

FERROFUTURES

Poovendran Muthusamy¹, C. Mukherjee¹,
M. Deng¹, C. Maneux¹, F. Marc¹

1. FIMS Laboratory, University of Bordeaux, CNRS UMR 5218,
33405 Talence, France

56

Compact modelling of ferroelectric memory devices for compute-in-place applications

In the rapidly evolving field of nanoelectronics, ferroelectric components, with distinct characteristics such as nonlinearity and hysteresis, hold the potential to be used in advanced memory devices. By integrating ferroelectric capacitors on top of MOSFETs to form Ferroelectric Memory FETs (FeMFET), we can leverage their unique properties to create memory architectures with enhanced performance. Additionally, this integration significantly enhances retention capabilities, paving the way for more efficient and reliable memory systems. This integration holds great promise for advancements in Compute-In-Place applications, offering a pathway to more advanced and high-performing computing systems. The current research focuses on developing a compact, current-based model for ferroelectric memory devices, accurately characterizing their complex behavior. The proposed model will be validated and optimized through extensive simulations against experimental data, showcasing its potential for performance enhancement and energy efficiency of next-generation computing systems. By incorporating this compact model written in Verilog-A into tools like CADENCE, designers can optimize memory architectures for improved computational efficiency. In its current state, our current-based model captures the essential dynamics of ferroelectric capacitance, providing detailed insights into its impact on overall device performance. This study also explores the scalability of ferroelectric memory devices, highlighting their potential for integration into large-scale computing systems. This research not only demonstrates the feasibility of integrating ferroelectric components into advanced memory architectures but also underscores the impact of such integration on enhancing computational efficiency and reliability of ferroelectric devices.

References:

1- Andrei T, et al, "Preisach model for the simulation of ferroelectric capacitors". J. Appl. Phys. 2001. 2 - I. Fina, et al, "Nonferroelectric contributions to the hysteresis cycles in manganite thin films: A comparative study of measurement techniques". J. Appl. Phys. 2011. 3 - M. A. Alam, et al, «Physics based compact models for insulated-gate field-effect biosensors, landau-transistors, and thin-film solar cells», IEEE Custom Integrated Circuits Conference (CICC), 2015. 4 - J. Laguerre et al., «Memory Window in Si: HfO₂ FeRAM arrays: Performance Improvement and Extrapolation at Advanced Nodes», IEEE International Memory Workshop (IMW) 2023

FERROFUTURES

Lucas Martin Wisniewski¹, F. Melul¹, I.
O'Connor², J-M. Portal¹

1. IM2NP, CNRS, Aix Marseille Université, Marseille, France
2. INL, CNRS, Ecole Centrale de Lyon, Ecully, France


57

Design of hardware accelerator for in memory Computing based on Ferroelectric Devices

When considering a Von-Neumann architecture-based hardware to compute data intensive algorithms, it is now clearly admitted that the main contribution to energy consumption comes from data movement between CPU and memory [1]. This limitation is known as the memory wall [2]. Enhancing memory with computation functionality, in order to keep data stationary, is a vast and dynamic research domain, that could solve the memory wall issue. Moreover, to keep the information in the memory even when the power is off, emerging nonvolatile memories are a great asset. In this context, emerging CMOS-compatible HfO₂ based FeRAM technology could bring real breakthroughs to computing in memory due to its exceptional features (low-voltage, high endurance and energy- efficiency etc...). However, since this technology is still in its infancy, investigation at circuit level through dedicated test-chips is necessary to assess all necessary features for in-memory computing.

References:

«[1] Horowitz, Mark. «1.1 computing's energy problem (and what we can do about it).»» 2014 IEEE international solid-state circuits conference digest of technical papers (ISSCC). IEEE, 2014.
[2] Wulf, Wm A., and Sally A. McKee. «Hitting the memory wall: Implications of the obvious.»» ACM SIGARCH computer architecture news 23.1 (1995): 20-24.»



LES ACTIONS CONCERTÉES TRANSVERSES

Projet ADICT

CRHEA | IEMN | Lab. A. Fert | SPINTEC | CEA-Leti

L'objectif de cette action concertée transverse est d'adresser les verrous qui bloquent jusqu'à présent l'intégration des matériaux bidimensionnels (Matériaux 2D) dans la filière électronique. Ces matériaux 2D n'ont pas été adoptés jusqu'à présent par une filière industrielle malgré les performances remarquables au niveau des composants individuels. **Nous proposons de montrer qu'il est possible d'obtenir des matériaux 2D monocristallins sur de grandes surfaces (taille du substrat), de pouvoir former des empilements d'hétérostructures complexes** soit par croissance in situ, soit par report par collage avec contrôle de l'angle d'empilement et d'intégrer ces matériaux sur une plateforme silicium. En s'appuyant sur le développement avancé des matériaux et des technologies de report, nous ferons la démonstration de composants à base de matériaux 2D qui pourront répondre aux enjeux de certains des projets ciblés du PEPR Électronique.

Projet PAC

RENATECH | CEA-Leti

La R&D en laboratoire conduit à des PoC trop rarement déployées en milieu réel. En effet le packaging est le chaînon manquant. Les laboratoires développent des expertises et investissent, avec trop peu d'interactions avec toute la communauté. Enfin, le Packaging est souvent perçu plus comme une problématique d'ingénierie que scientifique.

Pour lever ces obstacles l'**AC-PAC** :

- coordonnera les moyens/compétences pour optimiser l'usage des ressources, formaliser l'expression collective des besoins. Cette coordination perdurera au-delà du PEPR.
- coordonnera des développements spécifiques, et lèvera des verrous technologiques du PEPR Électronique, ou d'autres PEPRs.
- anticipera des besoins émergents.
- associera les moyens académiques (CNRS, Universités) et préindustriels (CEA-Leti).

Projet CHOOSE

CEA-Leti | SPINTEC | INL

CHOOSE vise à développer une solution de co-optimisation technologie, circuit intégré et système. Il s'agit d'une approche originale intégrant toute la chaîne de valeur de la conception depuis les modèles des technologies jusqu'au benchmarking applicatif, en prenant en compte les outils de conception/synthèse et de simulation de circuits et d'architectures, les données des processus de fabrication, les aspects logiciels, compilateurs. Les études porteront sur les architectures d'accélérateurs de calcul utilisant des paradigmes avancés tels que le calcul approximé, vectoriel ou encore stochastique. CHOOSE permettra de projeter les développements technologiques du nano-composant unitaire sur la conception et les performances de circuits et d'architectures complexes pour les applications avancées.

Zined. Bouyid¹, M.T. Dau¹, I. Florea¹, P. Vennégues¹, J. Brault¹, S. Vézian¹, A. Michon¹, Y. Cordier¹, P. Boucaud¹, M. Al Khalfioui¹

1. Université Côte d'Azur, CNRS, CRHEA, Valbonne, 06560, France

Since the synthesis of graphene in 2004 [1], interest in two-dimensional (2D) materials has significantly increased, particularly focusing on transition metal dichalcogenides (TMDs) such as molybdenum disulfide (MoS₂). These materials offer exceptional electronic, mechanical, and optical properties at the atomic scale, and their bandgap is tunable depending on the number of layers [2], making them ideal for advanced electronic, and optoelectronic devices. However, synthesizing high-quality 2D materials on an industrial scale remains a challenge. Although Chemical Vapor Deposition (CVD) and Pulsed Laser Deposition (PLD) offer more scalable alternatives, they encounter issues related to thickness uniformity and purity control. In this context, Molecular Beam Epitaxy (MBE) has emerged as a leading technique for growing TMDs (such as MoS₂), thanks to its precise control over deposition parameters and the ability to monitor growth in situ using techniques such as Reflection High-Energy Electron Diffraction (RHEED).

Our study demonstrates a growth of MoS₂ layers on GaN/sapphire substrates using Molecular Beam Epitaxy (MBE). Morphological characterization via Atomic Force Microscopy (AFM) revealed the formation of triangular MoS₂ domains on the GaN surface. Raman spectroscopy analysis of the E_{2g}^1 and A_{1g} modes showed distinct peak separations, confirming the formation of monolayer and bilayer MoS₂ on the GaN substrate. High-Resolution Scanning Transmission Electron Microscopy (HR-STEM) was employed to investigate the interface between MoS₂ and GaN.

References :

- [1] Novoselov K, et al. Electric field effect in atomically thin carbon films. Science 2004, 06 (5696), 666-669.
- [2] Splendiani A, et al. Emerging Photoluminescence in Monolayer MoS₂. Nano Letters 2010, 10(4), 1271-1275

Acknowledgement: This work was partly supported by the NANOFUTUR project handled by ANR in the framework of Programme d'Investissement d'Avenir (ANR-21-ESRE-0012), by the ANR through PEPR Electronique, "ADICT" (ANR-22-PEEL-0011) and the "MoirePlusPlus" (ANR-23-CE09-033) project.

Jane Daniel¹, F. Brunnett¹, S.M. -M. Dubois², H. Wei¹, J. Peiro¹, J. Perrin¹, S. Vergara¹, V. Zatko¹, M. Galbiati¹, F. Godel¹, E. Carré¹, M. Och³, C. Mattevi³, F. Fossard⁴, J-S. Merot⁴, E. Carré¹, A. Loiseau⁴, J-C. Charlier², M-B Martin¹, B. Dlubak¹, P. Seneor¹

1. Laboratoire Albert Fert, Université Paris-Saclay, Palaiseau, France.
 2. Institute of Condensed Matter and Nanosciences (IMCN), Belgium.
 3. Imperial College – Department of Materials, United Kingdom.
 4. Laboratoire d'Etude des Microstructures – ONERA, France

Spintronics has revolutionized data storage, notably through the development of highly sensitive hard-drive read-heads based on Giant Magnetoresistance (GMR), and later Tunnel Magnetoresistance (TMR) technologies. These are at the core of Magnetic Tunnel Junctions (MTJs), nowadays composing the latest generation of ultra-fast and low power Magnetic Random Access Memories (MRAMs) and fueling post-CMOS unconventional electronics strategies (including spin logics, stochastic, neuromorphic and quantum computing). In this direction 2D materials [1] have unleashed a multitude of previously unexploited possibilities for spintronic devices. As such, graphene has already demonstrated impressive performance, achieving record spin polarization of up to -98% in a MTJ [2]. But more recently, a new class of materials, 2D ferromagnets, have emerged as particularly promising for spintronics, as they could pave the way to gate-controllable 2D magnetic tunnel junction (2D-MTJ) spin valve devices. However, a 2D ferromagnet efficiently working at room temperature remains a clear challenge. In this work, we focus on the development of room temperature 2D ferromagnets and their integration as electrode into 2D-MTJs. Specifically, we have engineered 2D ferromagnets based on Fe₄GeTe₂. To achieve this, we have recently developed novel in-situ processes based on large-scale pulsed laser deposition (PLD) techniques to allow the growth and heterostacking of different 2D materials [3]. We will discuss how to reach one step further with the large-scale integration of these materials into tailored 2D heterostructures.

References :

- [1] M. Piquemal et al., J. Phys. D: Appl. Phys., vol. 50, 203002 (2017). H. Yang et al. 606, 663 (2022).
- [2] V. Zatko, et al. ACS Nano 16, 14007–14016 (2022).
- [3] V. Zatko et al. ACS Nano 15, 7279–7289 (2021). H. Wei et al. Adv. Mat Interfaces 11, 2400409 (2024)

Acknowledgement: This work was partly supported by the NANOFUTUR project handled by ANR in the framework of ProgrThis work benefits from a France 2030 government grant PEPR Electronique "ADICT" managed by the French National Research Agency (ANR-22-PEEL-00011).

ADICT

60

Jad Fadel¹, S. Skrzypczak¹, Y. Bousbaa¹, L. Le Van-Jodin², M. Jamet², P. Troussel², B. Reig², B. Dlubak³, P. Seneor³, E. Carré³, X. Wallart¹, E. Pallecchi¹, H. Happy¹

1. IEMN, Université de Lille, France
2. CEA-Leti, Université de Grenoble Alpes, France
3. LAF, Université Paris-Saclay, France

Fabrication of RF switches based on MoS₂ and WS₂


In the framework of the ADICT project, the partner IEMN-CARBON aims to produce components based on 2D materials [1-3], for targeted PEPR projects. The aim is to extract their electrical properties and propose applications for high-frequency analogue electronics. The first components to be explored are RF switches based on 2D materials.

Our work has led us to develop technological processes that are compatible with those of our partners (CEA Leti). The material used is MoS₂ by ALD (Atomic Layer Deposition) growth, requiring a wet or dry transfer step. The growth and the fabrication process are managed on a 200 mm silicon substrate.

This approach will be compatible with materials obtained by MBE (Molecular Beam Epitaxy) growth.

A second approach has been developed with our partners at LAF, where 2D materials (WS₂) are obtained by PLD (Pulse Laser Deposition) growth, requiring no transfer step, given the lower thermal budget.

The performance of the devices obtained is in line with the simulations carried out at IEMN. The performances obtained are already state-of-the-art for this type of component.



References:

- [1] Kim, D., Yang, S.J., Wainstein, N. et al. Emerging memory electronics for non-volatile radio frequency TEBE2D material switching technologies. Nat Rev Electr Eng 1, 10–23 (2024).
- [2] Kim, M., Ducoumau, G., Skrzypczak, S. et al. Monolayer molybdenum disulfide switches for 6G communication systems. Nat Electron 5, 367–373 (2022).
- [3] S. Skrzypczak et al., «Ultra-broad Band RF Switches Based on Multilayers MoS₂,» 2024 19th European Microwave Integrated Circuits Conference

Acknowledgement: ANR-22-PEEL-0011 and and the French RENATECH network.

PAC /OFCOC


61

Huiru Ren¹, Y. Billiet¹, J-L. Leclercq¹, R. Mazurczyk¹, P. Cremillieu¹, C. Seassal¹, C. Chevalier¹

1. INL, Ecole Centrale de Lyon, INSA Lyon, CNRS, 69130 Ecully, France

Exploring Micro-Transfer Printing for Heterogeneous Integration for Emerging Applications

Micro-transfer printing (μ TP) is a promising technique that enables the heterogeneous integration of diverse materials onto highly versatile platforms with high precision and efficiency. Traditional integration methods often face challenges such as material incompatibility, thermal mismatches, and fabrication complexity, which hinder the realization of hybrid devices with optimal performance. μ TP addresses these challenges by offering a scalable, low-temperature, and flexible approach to transfer and integrate a release layer onto different substrates [1-2]. In our work, we first explored μ TP to successfully integrate an interband cascade laser (ICL) onto silicon (Si) and silicon-germanium (SiGe) platforms, overcoming the limitations of conventional integration techniques. During the μ TP process, certain selected factors influencing transfer alignment accuracy have been studied, including the effects of different applied forces and temperatures during transfer, as well as the thickness and softness of the polydimethylsiloxane (PDMS) stamps used. Our investigations revealed critical insights into optimizing transfer accuracy and yield, which are crucial for ensuring reliable transfer and device performance. Characterization of our integrated devices demonstrated efficient carrier injection and reliable light emission, validating the feasibility of this approach for photonic device applications [3]. Beyond this initial success, we aim to expand the scope of μ TP to explore the integration of other advanced materials, including gallium phosphide (GaP), lithium niobate (LiNbO₃) and emerging two-dimensional (2D) materials. These advancements are expected to enable a wide range of applications, such as communication, sensing and quantum devices. This work highlights the promising future of μ TP in heterogeneous integration and next-generation photonics.



References:

- [1] Corbett, Brian, et al. «Transfer print techniques for heterogeneous integration of photonic components.» Progress in Quantum Electronics 52 (2017): 1-17.
- [2] Roelkens, Gunther, et al. «Micro-transfer printing for heterogeneous Si photonic integrated circuits.» IEEE Journal of selected topics in quantum electronics 29.3: Photon. Elec. Co-Inte. And Adv. Trans. Print. (2022) : 1-14.
- [3] Billiet, Yannis, et al. «Intégration par Micro-Transfer-Printing de source ICL sur plateforme photonique Si/SiGe.» Journées Nationales sur les Technologies Emergentes en Micro-Nanofabrication. 2024.

Acknowledgement: ANR-22-PEEL-0005 / ANR-22-PEEL-0012

This work was supported by the AC-PAC of the PEPR Electronique and the France 2030 programme, managed by the Agence Nationale de la Recherche under the reference ANR-22-PEEL-0005, as part of the OFCOC project. We also acknowledge the support from the Renatech and RENATECH(+) national microfabrication networks.

Innovative Applications of μ AM in High-Frequency Component Design: From 3D Structures to Coplanar Line Repair

Hiba Lalhami Alami¹, C. Guines¹, A. Perigaud¹, N. Delhote¹, S. Bila¹, P. Rynkiewicz²

1. XLIM Laboratory, RF system department, Limoges University, 87000 Limoges, France
2. CNES : Centre National d'Etudes Spatiales, 31400 Toulouse, France

This communication introduces the first attempts to repair coplanar lines using three distinct methods: conventional interconnections, interconnections printed with the electrodeposition micro-AM machine [2], and the complete recovery of missing metallic material at the break points using the same technology. The μ AM process, based on localized electrochemical deposition, enables to print precise metallic 3D structures with micrometric resolution. It allows the direct deposition of conductive materials with properties similar to bulk metals, ensuring material continuity in damaged areas.




Fig. 1.




Fig. 2a




Fig. 2b

Fig. 1. Schematic of the μ AM process: The setup includes the ionic solution reservoir, nanopipette tip, electrolyte bath, and the working, reference, and counter electrodes. The laser signal tracks the nanopipette tip deflection to monitor voxel growth in real time. Adapted from [1].
Fig. 2.a micro bridges, b. 3D micro-structure, all printed with Copper using the μ AM technology.

The study evaluates the feasibility of these approaches to restore both electrical and mechanical functionality of broken coplanar lines. The electrodeposition micro-AM machine is specifically utilized to reconstruct missing metallic sections layer by layer, achieving accurate alignment and structural integrity [3], [4]. By integrating these repair methods with photolithography processes, hybrid solutions are explored for maintaining performance in high-frequency components.

This communication focuses on detailing the methodologies employed in these repair attempts, providing a comparative framework for these innovative approaches. These efforts serve as a basis for future evaluations aimed at optimizing repair strategies and enhancing their suitability for very high frequency applications up to 600GHz.

References:

- [1] G. Ercolano, T. Zambelli, C. van Nesselroy, D. Momotenko, J. Voros, T. Merle, and W. W. Koelmans, "Multiscale additive manufacturing of metal microstructures," *Advanced Engineering Materials*, vol. 22, no. 2, 2019.
- [2] G. Soto-Valle, N. Roeske, K. Hu, Y. A. Mensah, J. D. Cressler and M. M. Tentzeris, "Additively Manufactured RF Interconnects for D-Band/sub-THz Applications," 2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024, pp. 698-703, doi: 10.1109/ECTC51529.2024.00393.
- [3] Direct 3D microprinting of highly conductive gold structures via localized electrodeposition Patrik Schürch a,1, David Osenberg b,1, Paolo Testa a, Gerhard Bürki b, Jakob Schwiedrzik b, Johann Michler b, Wabe W. Koelmans a, *Materials & Design* 227 (2023) 111780
- [4] WHITE PAPER: EXADDON CERES – "Mapping of Surface Topography Using μ AM". EXADDON AG, SÄGEREISTRASSE 25, 8152 GLATTBRUGG, SWITZERLAND.

Acknowledgement: This study is supported by the French National Center for Space Studies (CNES) through the R&T study «R-S22/OT-9999-063-PASSIVE MICROWAVE COMPONENTS IN METAL AM.» The experiments were conducted within the framework of the PLATINOM platform, supported by the European Regional Development Fund and the French government in collaboration with the Nouvelle-Aquitaine region (FEDER-PILIM 2015-2020). This work benefited also from the support of the programs Nanofutur (ANR-21-ESRE-0012)- PlafabAd (AAP-PF202-2021-1727610).

Méthodologies émergentes pour la co-optimisation système-circuit-technologie pour le calcul proche-mémoire

Rosario Pronsato¹, Hichem Benamara², L. Ciampolini², P. Vivet², I. O'Connor¹

1. INL, CNRS, Ecole Centrale de Lyon, UMR5270, F-69130 Ecully
2. Univ. Grenoble Alpes, CEA, List, F-38000 Grenoble, France

Common memory technologies used in advanced computing devices are constrained by three main factors: power, performance and area. With the growing demand for artificial intelligence applications, such systems based on the von Neumann principle face a major bottleneck, related to the huge amount of data movement and the associated energy and latency costs.

To address this challenge, memory-centric compute architectures have been proposed, in which some computational tasks are processed within, or close to, memory units.

Indeed, the two main groups within these architectures are: «Near-Memory computing» and «In-Memory computing». The former reduces the distance between the computing and memory units, and the latter integrates processing directly in the memory unit, both approaches reducing the global data movement.

These new paradigms however open up a vast design space, whether in terms of technology (emerging non-volatile technologies at the device level) or architecture. Therefore, many tools have emerged for design space exploration. They are either memory-level simulator, such as NVSim [1], or architectural-level simulators.

We propose a multi-level exploration environment that establishes a link between memory technology and architecture via a hierarchical descriptive memory model and a simulator based on SYSTEMC-TLM [2]. A Python-based cockpit is used for iterative architectural and technological refinement to identify optimal solutions. The goal is to evaluate the potential of emerging technologies developed at an early stage, linking Design-Technology and System-Technology Co-Optimization (DTCO/STCO) approaches, and to provide the best possible guidance for future technological choices in relation to the architectures and circuits for data-intensive applications.

References:

- [1] X. Dong, C. Xu, Y. Xie, et N. P. Jouppi, « NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory », *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 31, no 7, p. 994-1007, juill. 2012, doi: 10.1109/TCAD.2012.2185930.
- [2] « IEEE Standard for Standard SystemC Language Reference Manual », *IEEE Std 1666-2011 Revis. IEEE Std 1666-2005*, p. 1-638, janv. 2012, doi: 10.1109/IEEESTD.2012.6134619.

Acknowledgement: Ce travail a bénéficié d'une aide de l'État gérée par l'Agence Nationale de la Recherche au titre de France 2030 portant la référence ANR-22-PEEL-0013

CHOOSE

Théo Dupuis¹

1. C2N, Université Paris-Saclay, CNRS, Palaiseau, France

64

Dramatically Improving Energy Efficiency
in AI through In-Memory Computing
Integration in Programmable RISC-V
Systems

Artificial Intelligence (AI) has revolutionized many fields, yet its implementation is associated with substantial energy consumption. This energy constraint is a significant barrier, particularly for embedded applications and resource-limited devices. Recent advancements in in-memory computing, using innovative components like memristors and MRAM, have shown remarkable potential to drastically reduce this energy consumption. However, for flexible use in almost all applications, these in-memory computing circuits need to be integrated into programmable systems. Integrating in-memory computing into programmable systems poses major challenges, including the potential loss of energy benefits due to data movement and potential bottlenecks. This issue is especially pronounced during the AI model training phase, which requires high programmability and flexibility.

This thesis aims to develop hybrid architectures combining in-memory computing and RISC-V programmable systems, with an intense focus on optimizing this interface and developing rigorous methods for evaluating energy consumption.

References:

- [1] Harabi- K:E., Hirtzlin, T., Turck, C. et al. A memristor-based Bayesian machine. Nat Electron 6, 52–63 (2023). <https://doi.org/10.1038/s41928-022-00886-9>
- [2] Jebali, F., Majumdar, A., Turck, C. et al. Powering AI at the edge: A robust, memristorbased binarized neural network with near-memory computing and miniaturized solar cell. Nat Commun 15, 741 (2024). <https://doi.org/10.1038/s41467-024-44766-6>

CHOOSE

Aymen Romdhane¹, J. Miquel¹, B. Lovison-Franco², D. Novo², L. Anghel², P. Benoit², G. Prenat¹

1. SPINTEC, CEA, Univ. Grenoble Alpes, Grenoble INP, 38000 Grenoble, France

2. LIRMM, 38500 Montpellier, France

65

MRAM-Based Crossbar Design for In-Memory Computing

Machine Learning (ML), particularly through Convolutional Neural Networks (CNNs), is widely used in edge applications like image recognition, sound classification, and fraud detection. However, CNNs are energy-intensive [1] due to frequent data transfers between memory and processing units in traditional CPU-centric systems. In-memory computing (IMC) mitigates this issue by processing data near storage, significantly enhancing energy efficiency and throughput.

However, IMC systems face energy challenges from analog-to-digital converters (ADCs) [2]. While advanced ADCs and emerging alternatives like Time-to-Digital Converters (TDC) [3] [4] show promise, their efficiency and applicability depend on eNVM technology and workload demands.

Our goal is to develop an ADC scheme tailored for MRAM-based IMC architectures, leveraging both the advantages offered by MRAM, such as its high resistance, speed, and energy-efficiency and its limits such as its binary nature and stochasticity.

We address these through a first design of a 64×64 crossbar design incorporating current-controlled oscillator (CCO) readout circuit for improved precision, dynamic range, and process variation resilience, while simplifying post-fabrication calibration.

On the software side, we optimize model architecture, weight precision, and sizing. The initial design demonstrates near-perfect accuracy on the MNIST dataset, achieving 30 TOPS/W energy efficiency and robustness against fabrication variations. Ongoing efforts aim to further enhance efficiency and evaluate performance on complex ML tasks like keyword spotting. Integration into a RISC-V-based SoC is also planned for holistic co-design across abstraction layers.

References:

- [1] Boroumand, Amirali, et al. "Google workloads for consumer devices: Mitigating data movement bottlenecks." ASPLOS, 2018
- [2] Aguirre, F., Sebastian, A., Le Gallo, M. et al. "Hardware implementation of memristor-based artificial neural networks." Nat Commun 15, 1974 (2024).
- [3] Jung, Seungchul et al. "A crossbar array of magnetoresistive memory devices for in-memory computing" Nature 601, 211-216, 2022
- [4] Khaddam-Aljameh, Riduan et al. "HERMES-Core—A 1.59-TOPS/mm² PCM on 14-nm CMOS In-Memory Compute Core Using 300-ps/LSB Linearized CCO-Based ADCs" JSSC, 2022

CHOOSE

66

Lucas Rhetat¹, J.-P. Noel¹, B. Giraud¹, L. Grenouillet², J. Laguerre², C. Marchand³, I. O'Connor³

1. CEA-List Université Grenoble Alpes, Grenoble, France
2. CEA-Leti, Université Grenoble Alpes, Grenoble, France
3. INL, CNRS, Université de Lyon, Lyon, France

A Reliable 22nm Ferroelectric-based Non-Volatile SRAM Optimized for Critical Embedded Systems

Ferroelectric-based non-volatile SRAMs (nvSRAM) are one of the most promising solution that combines the fastest volatile memory (SRAM) and one of the most energy efficient emerging non-volatile memory (HZO-based ferroelectric capacitance, FeCAPs). An nvSRAM bitcell consists of an SRAM bitcell within which non-volatile BEOL ferroelectric capacitors (FeCAPs) have been integrated. This hybrid bitcell can then perform four different operations: (1) reading from SRAM (READ op.), (2) writing to SRAM (WRITE op.), (3) copying data from SRAM to FeCAPs (STORE op.) and (4) transferring data from FeCAPs to SRAM (RECALL op.). The resulting memory is thereby fast, energy efficient and non-volatile while being able to perform massive parallel STORE and RECALL ops. In this work, we use 6T4C nvSRAM bitcells [Fig. 1] in combination with a previously developed fast-erase mechanism [1] to (i) ensure fully functional RECALL even with SRAM ops. between STORE and RECALL, and (ii) counter cold-boot attacks while keeping data in the non-volatile part [Fig. 2].

In a previous work [2], we demonstrated in simulations that reliable nvSRAM operations are achievable thanks to the fast-erase circuit and an optimized FeCAP sizing in a 130nm CMOS technology node. To go further, we now project these results on a 22nm CMOS technology node. All results come from SPICE simulations based on Monte-Carlo analyzes and a VerilogA model calibrated with silicon measurements on FeCAPs devices.




Fig 1. 6T4C nvSRAM bitcell with Fast-Erase




Fig 2. Operations chronogram

References:

- [1] J.-P. Noel et al., "A Near-Instantaneous and Non-Invasive Erasure Design Technique to Protect Sensitive Data Stored in Secure SRAMs", ESSCIRC, 2021
- [2] L. Rhetat et al., "A Novel Design Technique for Enhanced Security and New Applications of Ferroelectric-Based Non-Volatile SRAM", VLSI-SOC, 2024

Acknowledgement: ANR-22-PEEL-0013

Théo Dupuis¹

1. C2N, Université Paris-Saclay, CNRS, Palaiseau, France

CHOOSE

67

Dramatically Improving Energy Efficiency in AI through In- Memory Computing Integration in Programmable RISC-V Systems

Artificial Intelligence (AI) has revolutionized many fields, yet its implementation is associated with substantial energy consumption. This energy constraint is a significant barrier, particularly for embedded applications and resource-limited devices. Recent advancements in in-memory computing, using innovative components like memristors and MRAM, have shown remarkable potential to drastically reduce this energy consumption. However, for flexible use in almost all applications, these in-memory computing circuits need to be integrated into programmable systems. Integrating in-memory computing into programmable systems poses major challenges, including the potential loss of energy benefits due to data movement and potential bottlenecks. This issue is especially pronounced during the AI model training phase, which requires high programmability and flexibility. This thesis aims to develop hybrid architectures combining in-memory computing and RISC-V programmable systems, with an intense focus on optimizing this interface and developing rigorous methods for evaluating energy consumption.

References:

- [1] feHraernacbei, s K:E., Hirtzlin, T., Turck, C. et al. A memristor-based Bayesian machine. Nat Electron 6, 52–63 (2023). <https://doi.org/10.1038/s41928-022-00886-9>
- [2] Jebali, F., Majumdar, A., Turck, C. et al. Powering AI at the edge: A robust, memristorbased binarized neural network with near-memory computing and miniaturized solar cell. Nat Commun 15, 741 (2024). <https://doi.org/10.1038/s41467-024-44766-6>

Acknowledgement: ANR-22-PEEL-0013



PROGRAMME
DE RECHERCHE
ÉLECTRONIQUE

Site web du PEPR Électronique

